Home
last modified time | relevance | path

Searched refs:WREG32_MC (Results 1 – 6 of 6) sorted by relevance

/Linux-v6.1/drivers/gpu/drm/radeon/
Drs400.c69 WREG32_MC(RS480_GART_CACHE_CNTRL, RS480_GART_CACHE_INVALIDATE); in rs400_gart_tlb_flush()
77 WREG32_MC(RS480_GART_CACHE_CNTRL, 0); in rs400_gart_tlb_flush()
117 WREG32_MC(RS690_AIC_CTRL_SCRATCH, tmp); in rs400_gart_enable()
146 WREG32_MC(RS690_MCCFG_AGP_BASE, 0xFFFFFFFF); in rs400_gart_enable()
147 WREG32_MC(RS690_MCCFG_AGP_BASE_2, 0); in rs400_gart_enable()
155 WREG32_MC(RS690_MCCFG_AGP_LOCATION, tmp); in rs400_gart_enable()
167 WREG32_MC(RS480_GART_BASE, tmp); in rs400_gart_enable()
169 WREG32_MC(RS480_GART_FEATURE_ID, in rs400_gart_enable()
173 WREG32_MC(RS480_AGP_MODE_CNTL, in rs400_gart_enable()
181 WREG32_MC(RS480_MC_MISC_CNTL, tmp); in rs400_gart_enable()
[all …]
Dr520.c146 WREG32_MC(R_000004_MC_FB_LOCATION, in r520_mc_program()
152 WREG32_MC(R_000005_MC_AGP_LOCATION, in r520_mc_program()
155 WREG32_MC(R_000006_AGP_BASE, lower_32_bits(rdev->mc.agp_base)); in r520_mc_program()
156 WREG32_MC(R_000007_AGP_BASE_2, in r520_mc_program()
159 WREG32_MC(R_000005_MC_AGP_LOCATION, 0xFFFFFFFF); in r520_mc_program()
160 WREG32_MC(R_000006_AGP_BASE, 0); in r520_mc_program()
161 WREG32_MC(R_000007_AGP_BASE_2, 0); in r520_mc_program()
Drs600.c534 WREG32_MC(R_000100_MC_PT0_CNTL, tmp); in rs600_gart_tlb_flush()
538 WREG32_MC(R_000100_MC_PT0_CNTL, tmp); in rs600_gart_tlb_flush()
542 WREG32_MC(R_000100_MC_PT0_CNTL, tmp); in rs600_gart_tlb_flush()
579 WREG32_MC(R_000100_MC_PT0_CNTL, in rs600_gart_enable()
584 WREG32_MC(R_00016C_MC_PT0_CLIENT0_CNTL + i, in rs600_gart_enable()
595 WREG32_MC(R_000102_MC_PT0_CONTEXT0_CNTL, in rs600_gart_enable()
601 WREG32_MC(R_000102_MC_PT0_CONTEXT0_CNTL + i, 0); in rs600_gart_enable()
604 WREG32_MC(R_00012C_MC_PT0_CONTEXT0_FLAT_BASE_ADDR, in rs600_gart_enable()
606 WREG32_MC(R_00013C_MC_PT0_CONTEXT0_FLAT_START_ADDR, rdev->mc.gtt_start); in rs600_gart_enable()
607 WREG32_MC(R_00014C_MC_PT0_CONTEXT0_FLAT_END_ADDR, rdev->mc.gtt_end); in rs600_gart_enable()
[all …]
Drv515.c453 WREG32_MC(R_000001_MC_FB_LOCATION, in rv515_mc_program()
459 WREG32_MC(R_000002_MC_AGP_LOCATION, in rv515_mc_program()
462 WREG32_MC(R_000003_MC_AGP_BASE, lower_32_bits(rdev->mc.agp_base)); in rv515_mc_program()
463 WREG32_MC(R_000004_MC_AGP_BASE_2, in rv515_mc_program()
466 WREG32_MC(R_000002_MC_AGP_LOCATION, 0xFFFFFFFF); in rv515_mc_program()
467 WREG32_MC(R_000003_MC_AGP_BASE, 0); in rv515_mc_program()
468 WREG32_MC(R_000004_MC_AGP_BASE_2, 0); in rv515_mc_program()
1273 WREG32_MC(MC_MISC_LAT_TIMER, tmp); in rv515_bandwidth_update()
Drs690.c617 WREG32_MC(R_000104_MC_INIT_MISC_LAT_TIMER, tmp); in rs690_bandwidth_update()
687 WREG32_MC(R_000100_MCCFG_FB_LOCATION, in rs690_mc_program()
Dradeon.h2553 #define WREG32_MC(reg, v) rdev->mc_wreg(rdev, (reg), (v)) macro