Home
last modified time | relevance | path

Searched refs:UVD_CGC_CTRL__VCPU_MODE_MASK (Results 1 – 20 of 20) sorted by relevance

/Linux-v6.1/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_7_0_sh_mask.h462 #define UVD_CGC_CTRL__VCPU_MODE_MASK macro
Duvd_3_1_sh_mask.h263 #define UVD_CGC_CTRL__VCPU_MODE_MASK 0x20000000 macro
Duvd_4_0_sh_mask.h74 #define UVD_CGC_CTRL__VCPU_MODE_MASK 0x20000000L macro
Duvd_4_2_sh_mask.h263 #define UVD_CGC_CTRL__VCPU_MODE_MASK 0x20000000 macro
Duvd_5_0_sh_mask.h285 #define UVD_CGC_CTRL__VCPU_MODE_MASK 0x20000000 macro
Duvd_6_0_sh_mask.h287 #define UVD_CGC_CTRL__VCPU_MODE_MASK 0x20000000 macro
/Linux-v6.1/drivers/gpu/drm/amd/amdgpu/
Dvcn_v4_0.c692 | UVD_CGC_CTRL__VCPU_MODE_MASK in vcn_v4_0_disable_clock_gating()
777 UVD_CGC_CTRL__VCPU_MODE_MASK); in vcn_v4_0_disable_clock_gating_dpg_mode()
835 | UVD_CGC_CTRL__VCPU_MODE_MASK in vcn_v4_0_enable_clock_gating()
Dvcn_v1_0.c521 | UVD_CGC_CTRL__VCPU_MODE_MASK in vcn_v1_0_disable_clock_gating()
621 | UVD_CGC_CTRL__VCPU_MODE_MASK in vcn_v1_0_enable_clock_gating()
679 UVD_CGC_CTRL__VCPU_MODE_MASK | in vcn_v1_0_clock_gating_dpg_mode()
Dvcn_v2_0.c546 | UVD_CGC_CTRL__VCPU_MODE_MASK in vcn_v2_0_disable_clock_gating()
622 UVD_CGC_CTRL__VCPU_MODE_MASK | in vcn_v2_0_clock_gating_dpg_mode()
683 | UVD_CGC_CTRL__VCPU_MODE_MASK in vcn_v2_0_enable_clock_gating()
Duvd_v5_0.c709 UVD_CGC_CTRL__VCPU_MODE_MASK | in uvd_v5_0_set_sw_clock_gating()
Dvcn_v2_5.c616 | UVD_CGC_CTRL__VCPU_MODE_MASK in vcn_v2_5_disable_clock_gating()
693 UVD_CGC_CTRL__VCPU_MODE_MASK | in vcn_v2_5_clock_gating_dpg_mode()
755 | UVD_CGC_CTRL__VCPU_MODE_MASK); in vcn_v2_5_enable_clock_gating()
Dvcn_v3_0.c754 | UVD_CGC_CTRL__VCPU_MODE_MASK in vcn_v3_0_disable_clock_gating()
853 UVD_CGC_CTRL__VCPU_MODE_MASK | in vcn_v3_0_clock_gating_dpg_mode()
912 | UVD_CGC_CTRL__VCPU_MODE_MASK in vcn_v3_0_enable_clock_gating()
Duvd_v6_0.c1366 UVD_CGC_CTRL__VCPU_MODE_MASK | in uvd_v6_0_set_sw_clock_gating()
Duvd_v7_0.c1648 UVD_CGC_CTRL__VCPU_MODE_MASK |
/Linux-v6.1/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_sh_mask.h955 #define UVD_CGC_CTRL__VCPU_MODE_MASK macro
Dvcn_2_5_sh_mask.h2023 #define UVD_CGC_CTRL__VCPU_MODE_MASK macro
Dvcn_2_0_0_sh_mask.h1974 #define UVD_CGC_CTRL__VCPU_MODE_MASK macro
Dvcn_2_6_0_sh_mask.h3694 #define UVD_CGC_CTRL__VCPU_MODE_MASK macro
Dvcn_3_0_0_sh_mask.h2753 #define UVD_CGC_CTRL__VCPU_MODE_MASK macro
Dvcn_4_0_0_sh_mask.h131 #define UVD_CGC_CTRL__VCPU_MODE_MASK macro