Home
last modified time | relevance | path

Searched refs:UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK (Results 1 – 22 of 22) sorted by relevance

/Linux-v6.1/drivers/gpu/drm/amd/amdgpu/
Duvd_v5_0.c687 data |= UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK | in uvd_v5_0_set_sw_clock_gating()
774 data |= UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK; in uvd_v5_0_enable_mgcg()
783 data &= ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK; in uvd_v5_0_enable_mgcg()
851 if (data & UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK) in uvd_v5_0_get_clockgating_state()
Duvd_v3_1.c215 tmp |= UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK | in uvd_v3_1_set_dcm()
608 data |= UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK; in uvd_v3_1_enable_mgcg()
617 data &= ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK; in uvd_v3_1_enable_mgcg()
Duvd_v4_2.c615 data |= UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK; in uvd_v4_2_enable_mgcg()
624 data &= ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK; in uvd_v4_2_enable_mgcg()
639 tmp |= UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK | in uvd_v4_2_set_dcm()
Duvd_v6_0.c1344 data |= UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK | in uvd_v6_0_set_sw_clock_gating()
1434 data |= UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK; in uvd_v6_0_enable_mgcg()
1443 data &= ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK; in uvd_v6_0_enable_mgcg()
1516 if (data & UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK) in uvd_v6_0_get_clockgating_state()
Duvd_v7_0.c863 ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK, 0); in uvd_v7_0_sriov_start()
976 ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK); in uvd_v7_0_start()
1626 data |= UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK |
Dvcn_v4_0.c643 data &= ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK; in vcn_v4_0_disable_clock_gating()
Dvcn_v1_0.c473 data &= ~ UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK; in vcn_v1_0_disable_clock_gating()
Dvcn_v2_0.c499 data &= ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK; in vcn_v2_0_disable_clock_gating()
Dvcn_v2_5.c566 data &= ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK; in vcn_v2_5_disable_clock_gating()
Dvcn_v3_0.c704 data &= ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK; in vcn_v3_0_disable_clock_gating()
/Linux-v6.1/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_7_0_sh_mask.h441 #define UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK … macro
Duvd_3_1_sh_mask.h221 #define UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK 0x1 macro
Duvd_4_0_sh_mask.h36 #define UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK 0x00000001L macro
Duvd_4_2_sh_mask.h221 #define UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK 0x1 macro
Duvd_5_0_sh_mask.h241 #define UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK 0x1 macro
Duvd_6_0_sh_mask.h243 #define UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK 0x1 macro
/Linux-v6.1/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_sh_mask.h934 #define UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK … macro
Dvcn_2_5_sh_mask.h2002 #define UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK … macro
Dvcn_2_0_0_sh_mask.h1953 #define UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK … macro
Dvcn_2_6_0_sh_mask.h3673 #define UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK … macro
Dvcn_3_0_0_sh_mask.h2732 #define UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK … macro
Dvcn_4_0_0_sh_mask.h110 #define UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK … macro