Home
last modified time | relevance | path

Searched refs:SSPP_VIG0 (Results 1 – 11 of 11) sorted by relevance

/Linux-v6.1/drivers/gpu/drm/msm/disp/mdp5/
Dmdp5_cfg.c28 [SSPP_VIG0] = 1, [SSPP_VIG1] = 4, [SSPP_VIG2] = 7,
117 [SSPP_VIG0] = 1, [SSPP_VIG1] = 4, [SSPP_VIG2] = 7,
205 [SSPP_VIG0] = 1, [SSPP_VIG1] = 4,
305 [SSPP_VIG0] = 1, [SSPP_DMA0] = 4,
377 [SSPP_VIG0] = 1, [SSPP_DMA0] = 4,
457 [SSPP_VIG0] = 1, [SSPP_VIG1] = 4,
676 [SSPP_VIG0] = 1, [SSPP_VIG1] = 9,
Dmdp5_ctl.c292 case SSPP_VIG0: return MDP5_CTL_LAYER_REG_VIG0(stage); in mdp_ctl_blend_mask()
315 case SSPP_VIG0: return MDP5_CTL_LAYER_EXT_REG_VIG0_BIT3; in mdp_ctl_blend_ext_mask()
443 case SSPP_VIG0: return MDP5_CTL_FLUSH_VIG0; in mdp_ctl_flush_mask_pipe()
Dmdp5_kms.c687 SSPP_VIG0, SSPP_VIG1, SSPP_VIG2, SSPP_VIG3, in hwpipe_init() enumerator
Dmdp5.xml.h76 SSPP_VIG0 = 1, enumerator
550 case SSPP_VIG0: return (mdp5_cfg->pipe_vig.base[0]); in __offset_PIPE()
/Linux-v6.1/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_hw_top.c138 status->sspp[SSPP_VIG0] = (value >> 4) & 0x3; in dpu_hw_get_danger_status()
235 status->sspp[SSPP_VIG0] = (value >> 4) & 0x1; in dpu_hw_get_safe_status()
Ddpu_plane.c263 pdpu->pipe - SSPP_VIG0, in _dpu_plane_calc_fill_level()
302 trace_dpu_perf_set_qos_luts(pdpu->pipe - SSPP_VIG0, in _dpu_plane_set_qos_lut()
307 pdpu->pipe - SSPP_VIG0, in _dpu_plane_set_qos_lut()
349 trace_dpu_perf_set_danger_luts(pdpu->pipe - SSPP_VIG0, in _dpu_plane_set_danger_lut()
356 pdpu->pipe - SSPP_VIG0, in _dpu_plane_set_danger_lut()
402 pdpu->pipe - SSPP_VIG0, in _dpu_plane_set_qos_ctrl()
454 qos_params.num = pdpu->pipe_hw->idx - SSPP_VIG0; in _dpu_plane_set_qos_remap()
Ddpu_hw_catalog.c798 SSPP_BLK("sspp_0", SSPP_VIG0, 0x4000, VIG_MSM8998_MASK,
817 SSPP_BLK("sspp_0", SSPP_VIG0, 0x4000, VIG_SDM845_MASK,
842 SSPP_BLK("sspp_0", SSPP_VIG0, 0x4000, VIG_SC7180_MASK,
862 SSPP_BLK("sspp_0", SSPP_VIG0, 0x4000, VIG_SM8250_MASK,
881 SSPP_BLK("sspp_0", SSPP_VIG0, 0x4000, VIG_SC7280_MASK,
909 SSPP_BLK("sspp_0", SSPP_VIG0, 0x4000, VIG_QCM2290_MASK,
Ddpu_hw_mdss.h111 SSPP_VIG0, enumerator
Ddpu_hw_ctl.c157 case SSPP_VIG0: in dpu_hw_ctl_update_pending_flush_sspp()
415 case SSPP_VIG0: in dpu_hw_ctl_setup_blendstage()
Ddpu_kms.c87 for (i = SSPP_VIG0; i < SSPP_MAX; i++) in _dpu_danger_signal_status()
88 seq_printf(s, "SSPP%d : 0x%x \n", i - SSPP_VIG0, in _dpu_danger_signal_status()
Ddpu_crtc.c441 sspp_idx - SSPP_VIG0, in _dpu_crtc_blend_setup_mixer()
457 sspp_idx - SSPP_VIG0, in _dpu_crtc_blend_setup_mixer()