Home
last modified time | relevance | path

Searched refs:SSPP_DMA1 (Results 1 – 8 of 8) sorted by relevance

/Linux-v6.1/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_hw_top.c147 status->sspp[SSPP_DMA1] = (value >> 22) & 0x3; in dpu_hw_get_danger_status()
244 status->sspp[SSPP_DMA1] = (value >> 22) & 0x1; in dpu_hw_get_safe_status()
Ddpu_hw_mdss.h120 SSPP_DMA1, enumerator
Ddpu_hw_ctl.c184 case SSPP_DMA1: in dpu_hw_ctl_update_pending_flush_sspp()
471 case SSPP_DMA1: in dpu_hw_ctl_setup_blendstage()
Ddpu_hw_catalog.c808 SSPP_BLK("sspp_9", SSPP_DMA1, 0x26000, DMA_MSM8998_MASK,
827 SSPP_BLK("sspp_9", SSPP_DMA1, 0x26000, DMA_SDM845_MASK,
846 SSPP_BLK("sspp_9", SSPP_DMA1, 0x26000, DMA_CURSOR_SDM845_MASK,
872 SSPP_BLK("sspp_9", SSPP_DMA1, 0x26000, DMA_SDM845_MASK,
885 SSPP_BLK("sspp_9", SSPP_DMA1, 0x26000, DMA_CURSOR_SDM845_MASK,
/Linux-v6.1/drivers/gpu/drm/msm/disp/mdp5/
Dmdp5_cfg.c29 [SSPP_DMA0] = 10, [SSPP_DMA1] = 13,
118 [SSPP_DMA0] = 10, [SSPP_DMA1] = 13,
207 [SSPP_DMA0] = 10, [SSPP_DMA1] = 13,
459 [SSPP_DMA0] = 10, [SSPP_DMA1] = 13,
Dmdp5_ctl.c299 case SSPP_DMA1: return MDP5_CTL_LAYER_REG_DMA1(stage); in mdp_ctl_blend_mask()
322 case SSPP_DMA1: return MDP5_CTL_LAYER_EXT_REG_DMA1_BIT3; in mdp_ctl_blend_ext_mask()
450 case SSPP_DMA1: return MDP5_CTL_FLUSH_DMA1; in mdp_ctl_flush_mask_pipe()
Dmdp5_kms.c690 SSPP_DMA0, SSPP_DMA1, in hwpipe_init() enumerator
Dmdp5.xml.h83 SSPP_DMA1 = 8, enumerator
557 case SSPP_DMA1: return (mdp5_cfg->pipe_dma.base[1]); in __offset_PIPE()