Home
last modified time | relevance | path

Searched refs:SPLL_CTL (Results 1 – 6 of 6) sorted by relevance

/Linux-v6.1/drivers/gpu/drm/i915/display/
Dintel_pch_refclk.c403 u32 ctl = intel_de_read(dev_priv, SPLL_CTL); in spll_uses_pch_ssc()
Dintel_dpll_mgr.c611 intel_de_write(dev_priv, SPLL_CTL, pll->state.hw_state.spll); in hsw_ddi_spll_enable()
612 intel_de_posting_read(dev_priv, SPLL_CTL); in hsw_ddi_spll_enable()
640 val = intel_de_read(dev_priv, SPLL_CTL); in hsw_ddi_spll_disable()
641 intel_de_write(dev_priv, SPLL_CTL, val & ~SPLL_PLL_ENABLE); in hsw_ddi_spll_disable()
642 intel_de_posting_read(dev_priv, SPLL_CTL); in hsw_ddi_spll_disable()
685 val = intel_de_read(dev_priv, SPLL_CTL); in hsw_ddi_spll_get_hw_state()
Dintel_display_power.c1160 I915_STATE_WARN(intel_de_read(dev_priv, SPLL_CTL) & SPLL_PLL_ENABLE, in assert_can_disable_lcpll()
/Linux-v6.1/drivers/gpu/drm/i915/gvt/
Dhandlers.c471 switch (vgpu_vreg_t(vgpu, SPLL_CTL) & SPLL_FREQ_MASK) { in bdw_vgpu_get_dp_bitrate()
483 vgpu->id, port_name(port), vgpu_vreg_t(vgpu, SPLL_CTL)); in bdw_vgpu_get_dp_bitrate()
/Linux-v6.1/drivers/gpu/drm/i915/
Dintel_gvt_mmio_table.c472 MMIO_D(SPLL_CTL); in iterate_generic_mmio()
Di915_reg.h7017 #define SPLL_CTL _MMIO(0x46020) macro