Home
last modified time | relevance | path

Searched refs:SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_MASK (Results 1 – 12 of 12) sorted by relevance

/Linux-v6.1/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_6_0_sh_mask.h8000 #define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_MASK 0x00000300L macro
Dgfx_7_2_sh_mask.h8363 #define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_MASK 0x300 macro
Dgfx_8_0_sh_mask.h9665 #define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_MASK 0x300 macro
Dgfx_8_1_sh_mask.h10063 #define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_MASK 0x300 macro
/Linux-v6.1/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h15669 #define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_MASK … macro
Dgc_9_1_sh_mask.h16978 #define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_MASK … macro
Dgc_9_2_1_sh_mask.h16853 #define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_MASK … macro
Dgc_9_4_2_sh_mask.h9102 #define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_MASK … macro
Dgc_11_0_0_sh_mask.h20782 #define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_MASK … macro
Dgc_10_1_0_sh_mask.h23051 #define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_MASK … macro
Dgc_11_0_3_sh_mask.h23116 #define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_MASK … macro
Dgc_10_3_0_sh_mask.h21239 #define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_MASK … macro