Home
last modified time | relevance | path

Searched refs:RESET (Results 1 – 25 of 112) sorted by relevance

12345

/Linux-v6.1/drivers/reset/
Dreset-rzg2l-usbphy-ctrl.c16 #define RESET 0x000 macro
51 val = readl(base + RESET); in rzg2l_usbphy_ctrl_assert()
55 writel(val, base + RESET); in rzg2l_usbphy_ctrl_assert()
70 val = readl(base + RESET); in rzg2l_usbphy_ctrl_deassert()
74 writel(val, base + RESET); in rzg2l_usbphy_ctrl_deassert()
88 return !!(readl(priv->base + RESET) & port_mask); in rzg2l_usbphy_ctrl_status()
151 val = readl(priv->base + RESET); in rzg2l_usbphy_ctrl_probe()
153 writel(val, priv->base + RESET); in rzg2l_usbphy_ctrl_probe()
/Linux-v6.1/arch/arm/mach-pxa/
Dcolibri-pcmcia.c39 RESET = 5, enumerator
93 gpio_set_value(colibri_pcmcia_gpios[RESET].gpio, in colibri_pcmcia_configure_socket()
126 colibri_pcmcia_gpios[RESET].gpio = COLIBRI270_RESET_GPIO; in colibri_pcmcia_init()
134 colibri_pcmcia_gpios[RESET].gpio = COLIBRI320_RESET_GPIO; in colibri_pcmcia_init()
/Linux-v6.1/arch/mips/cobalt/
Dreset.c21 #define RESET 0x0f macro
48 writeb(RESET, RESET_PORT); in cobalt_machine_restart()
/Linux-v6.1/arch/arm/boot/dts/
Dpxa300-raumfeld-tuneable-clock.dtsi74 MFP_PIN_PXA300(120) MFP_AF0 /* RESET */
81 MFP_PIN_PXA300(111) MFP_AF0 /* RESET */
/Linux-v6.1/drivers/misc/altera-stapl/
Daltera-jtag.c35 /* RESET */ { RESET, IDLE },
44 /* IRSELECT */ { RESET, IRCAPTURE },
307 } else if (state == RESET) in altera_goto_jstate()
354 tms = (wait_state == RESET) ? TMS_HIGH : TMS_LOW; in altera_wait_cycles()
598 case RESET: in altera_irscan()
697 case RESET: in altera_swap_ir()
801 case RESET: in altera_drscan()
892 case RESET: in altera_swap_dr()
/Linux-v6.1/Documentation/devicetree/bindings/sound/
Dcs4271.txt20 !RESET pin
24 The CS4271 requires its LRCLK and MCLK to be stable before its RESET
Dpcm1789.txt13 - reset-gpios: GPIO to control the RESET pin
Dcs42xx8.txt20 !RESET pin
/Linux-v6.1/drivers/media/i2c/
Dov2640.c128 #define RESET 0xE0 /* Reset */ macro
386 { RESET, RESET_JPEG | RESET_DVP },
504 { RESET, RESET_DVP },
529 { RESET, 0x00}
605 { RESET, 0x00 },
615 { RESET, 0x00 },
623 { RESET, 0x00 },
631 { RESET, 0x00 },
Dmt9m111.c432 return reg_write(RESET, MT9M111_RESET_CHIP_ENABLE); in mt9m111_enable()
440 ret = reg_set(RESET, MT9M111_RESET_RESET_MODE); in mt9m111_reset()
442 ret = reg_set(RESET, MT9M111_RESET_RESET_SOC); in mt9m111_reset()
444 ret = reg_clear(RESET, MT9M111_RESET_RESET_MODE in mt9m111_reset()
923 ret = reg_set(RESET, MT9M111_RESET_RESET_MODE); in mt9m111_suspend()
925 ret = reg_set(RESET, MT9M111_RESET_RESET_SOC | in mt9m111_suspend()
929 ret = reg_clear(RESET, MT9M111_RESET_CHIP_ENABLE); in mt9m111_suspend()
/Linux-v6.1/drivers/iio/chemical/
Dsps30.c35 RESET, enumerator
72 if (state->state == RESET) { in sps30_do_meas()
98 state->state = RESET; in sps30_do_reset()
/Linux-v6.1/drivers/media/dvb-frontends/
Dzl10353_priv.h45 RESET = 0x55, enumerator
Dmt352_priv.h66 RESET = 0x50, enumerator
Dmt312_priv.h35 RESET = 21, enumerator
Dbcm3510.c256 if (ap.APSTAT1_a2.RESET || ap.APSTAT1_a2.IDLE || ap.APSTAT1_a2.STOP || hab.HABSTAT_a8.HABR) {
685 bcm3510_readB(st,0xa0,&v); v.HCTL1_a0.RESET = 1; in bcm3510_reset()
695 if (v.APSTAT1_a2.RESET) in bcm3510_reset()
719 if (!v.APSTAT1_a2.RESET) in bcm3510_clear_reset()
/Linux-v6.1/sound/isa/sb/
Dsb_common.c66 outb(1, SBP(chip, RESET)); in snd_sbdsp_reset()
68 outb(0, SBP(chip, RESET)); in snd_sbdsp_reset()
/Linux-v6.1/drivers/input/keyboard/
Dqt1070.c39 #define RESET 0x39 macro
186 qt1070_write(client, RESET, 1); in qt1070_probe()
/Linux-v6.1/drivers/gpu/drm/hisilicon/kirin/
Ddw_dsi_reg.h16 #define RESET 0 macro
/Linux-v6.1/Documentation/devicetree/bindings/display/bridge/
Dsil-sii8620.txt9 - reset-gpios: gpio specifier of RESET pin
/Linux-v6.1/drivers/gpu/drm/radeon/
Drv740d.h56 #define RESET (1 << 30) macro
/Linux-v6.1/arch/arm64/boot/dts/ti/
Dk3-am65-iot2050-common-pg2.dtsi27 "", "", "", "", "CP2102N-RESET";
/Linux-v6.1/Documentation/devicetree/bindings/reset/
Doxnas,reset.txt1 Oxford Semiconductor OXNAS SoC Family RESET Controller
/Linux-v6.1/drivers/net/wireless/ath/ath9k/
Dlink.c49 ath_dbg(ath9k_hw_common(sc->sc_ah), RESET, in ath_tx_complete_check()
83 ath_dbg(common, RESET, in ath_hw_check()
105 ath_dbg(common, RESET, "PLL WAR, resetting the chip\n"); in ath_hw_pll_rx_hang_check()
/Linux-v6.1/Documentation/devicetree/bindings/net/ieee802154/
Dcc2520.txt15 - reset-gpio: GPIO spec for the RESET pin
/Linux-v6.1/Documentation/devicetree/bindings/display/
Drepaper.txt11 - reset-gpios: RESET pin

12345