Home
last modified time | relevance | path

Searched refs:PSC (Results 1 – 14 of 14) sorted by relevance

/Linux-v6.1/Documentation/devicetree/bindings/powerpc/fsl/
Dmpc5121-psc.txt1 MPC5121 PSC Device Tree Bindings
3 PSC in UART mode
6 For PSC in UART mode the needed PSC serial devices
8 fsl,mpc5121-immr SoC node. Additionally the PSC FIFO
17 - reg : Offset and length of the register set for the PSC device
19 PSC FIFO Controller and b is a field that represents an
26 PSC in SPI mode
29 Similar to the UART mode a PSC can be operated in SPI mode. The compatible used
41 - reg : Offset and length of the register set for the PSC
44 PSC FIFO Controller and b is a field that represents an
Dmpc5200.txt38 end of the compatible field. ie. A PSC in i2s mode would specify
42 the mpc5200 simple spi device and a PSC spi mode respectively.
90 serial@<addr> fsl,mpc5200-psc-uart PSC in serial mode
91 i2s@<addr> fsl,mpc5200-psc-i2s PSC in i2s mode
92 ac97@<addr> fsl,mpc5200-psc-ac97 PSC in ac97 mode
93 spi@<addr> fsl,mpc5200-psc-spi PSC in spi mode
94 irda@<addr> fsl,mpc5200-psc-irda PSC in IrDA mode
140 The PSCs should include a cell-index which is the index of the PSC in
142 use when setting up PSC clocking. cell-index number starts at '0'. ie:
146 PSC in i2s mode: The mpc5200 and mpc5200b PSCs are not compatible when in
/Linux-v6.1/drivers/tty/serial/
Dmpc52xx_uart.c75 #define PSC(port) ((struct mpc52xx_psc __iomem *)((port)->membase)) macro
135 return in_be16(&PSC(port)->mpc52xx_psc_status); in mpc52xx_psc_get_status()
140 return in_8(&PSC(port)->mpc52xx_psc_ipcr); in mpc52xx_psc_get_ipcr()
145 out_8(&PSC(port)->command, cmd); in mpc52xx_psc_command()
150 out_8(&PSC(port)->command, MPC52xx_PSC_SEL_MODE_REG_1); in mpc52xx_psc_set_mode()
151 out_8(&PSC(port)->mode, mr1); in mpc52xx_psc_set_mode()
152 out_8(&PSC(port)->mode, mr2); in mpc52xx_psc_set_mode()
158 out_8(&PSC(port)->op1, MPC52xx_PSC_OP_RTS); in mpc52xx_psc_set_rts()
160 out_8(&PSC(port)->op0, MPC52xx_PSC_OP_RTS); in mpc52xx_psc_set_rts()
165 struct mpc52xx_psc __iomem *psc = PSC(port); in mpc52xx_psc_enable_ms()
[all …]
DKconfig816 tristate "Freescale MPC52xx/MPC512x family PSC serial support"
820 This driver supports MPC52xx and MPC512x PSC serial ports. If you would
826 bool "Console on a Freescale MPC52xx/MPC512x family PSC serial port"
830 Select this options if you'd like to use one of the PSC serial port
834 int "Freescale MPC52xx/MPC512x family PSC serial port baud"
/Linux-v6.1/drivers/mfd/
Dmt6358-irq.c25 MT6357_TOP_GEN(PSC),
36 MT6358_TOP_GEN(PSC),
47 MT6359_TOP_GEN(PSC),
/Linux-v6.1/Documentation/devicetree/bindings/clock/ti/davinci/
Dpsc.txt1 Binding for TI DaVinci Power Sleep Controller (PSC)
3 The PSC provides power management, clock gating and reset functionality. It is
/Linux-v6.1/Documentation/devicetree/bindings/clock/
Dkeystone-gate.txt3 Binding for Keystone gate control driver which uses PSC controller IP.
/Linux-v6.1/sound/soc/au1x/
DKconfig3 ## Au1200/Au1550/Au1300 PSC + DBDMA
/Linux-v6.1/arch/powerpc/platforms/512x/
Dclock-commonclk.c1040 NODE_CHK("ipg", clks[MPC512x_CLK_PSC0 + idx], 0, PSC); in mpc5121_clk_provide_backwards_compat()
1041 NODE_CHK("mclk", clks[MPC512x_CLK_PSC0_MCLK + idx], 0, PSC); in mpc5121_clk_provide_backwards_compat()
/Linux-v6.1/arch/powerpc/boot/dts/
Dmpc5125twr.dts253 // 5125 PSCs are not 52xx or 5121 PSC compatible
Dmpc5121.dtsi346 /* 512x PSCs are not 52xx PSC compatible */
/Linux-v6.1/sound/soc/fsl/
DKconfig219 tristate "Freescale MPC5200 PSC in I2S mode driver"
227 tristate "Freescale MPC5200 PSC in AC97 mode driver"
/Linux-v6.1/drivers/spi/
DKconfig146 PSC SPI controller found on Au1550, Au1200 and Au1300 series.
513 tristate "Freescale MPC52xx SPI (non-PSC) controller support"
520 tristate "Freescale MPC52xx PSC SPI controller"
527 tristate "Freescale MPC512x PSC SPI controller"
/Linux-v6.1/Documentation/admin-guide/
Ddevices.txt2706 148 = /dev/ttyPSC0 PPC PSC - port 0
2708 153 = /dev/ttyPSC5 PPC PSC - port 5