Home
last modified time | relevance | path

Searched refs:PHYESYMCLK_CLOCK_CNTL (Results 1 – 6 of 6) sorted by relevance

/Linux-v6.1/drivers/gpu/drm/amd/display/dc/dcn32/
Ddcn32_dccg.h46 SR(PHYESYMCLK_CLOCK_CNTL),\
91 DCCG_SF(PHYESYMCLK_CLOCK_CNTL, PHYESYMCLK_FORCE_EN, mask_sh),\
92 DCCG_SF(PHYESYMCLK_CLOCK_CNTL, PHYESYMCLK_FORCE_SRC_SEL, mask_sh),\
Ddcn32_resource.h1259 SR(PHYESYMCLK_CLOCK_CNTL), SR(DPSTREAMCLK_CNTL), SR(HDMISTREAMCLK_CNTL), \
/Linux-v6.1/drivers/gpu/drm/amd/display/dc/dcn314/
Ddcn314_dccg.h47 SR(PHYESYMCLK_CLOCK_CNTL),\
175 DCCG_SF(PHYESYMCLK_CLOCK_CNTL, PHYESYMCLK_FORCE_EN, mask_sh),\
176 DCCG_SF(PHYESYMCLK_CLOCK_CNTL, PHYESYMCLK_FORCE_SRC_SEL, mask_sh),\
/Linux-v6.1/drivers/gpu/drm/amd/display/dc/dcn31/
Ddcn31_dccg.h41 SR(PHYESYMCLK_CLOCK_CNTL),\
89 DCCG_SF(PHYESYMCLK_CLOCK_CNTL, PHYESYMCLK_FORCE_EN, mask_sh),\
90 DCCG_SF(PHYESYMCLK_CLOCK_CNTL, PHYESYMCLK_FORCE_SRC_SEL, mask_sh),\
Ddcn31_dccg.c493 REG_UPDATE_2(PHYESYMCLK_CLOCK_CNTL, in dccg31_set_physymclk()
500 REG_UPDATE_2(PHYESYMCLK_CLOCK_CNTL, in dccg31_set_physymclk()
/Linux-v6.1/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_dccg.h260 uint32_t PHYESYMCLK_CLOCK_CNTL; member