Home
last modified time | relevance | path

Searched refs:MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 (Results 1 – 24 of 24) sorted by relevance

/Linux-v6.1/arch/arm/boot/dts/
Dimx6qdl-phytec-mira-peb-eval-01.dtsi67 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x1b0b0
Dimx6qdl-gw5912.dtsi570 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x17059 /* CD */
583 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x170b9 /* CD */
596 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x170f9 /* CD */
Dimx6qdl-phytec-mira-peb-wlbt-05.dtsi63 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0xb0b1 /* BT ENABLE */
Dimx6qdl-gw5910.dtsi628 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x17059 /* CD */
641 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x170b9 /* CD */
654 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x170f9 /* CD */
Dimx6qdl-gw52xx.dtsi759 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x17059 /* CD */
772 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x170b9 /* CD */
785 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x170f9 /* CD */
Dimx6qdl-gw53xx.dtsi748 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x17059 /* CD */
761 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x170b9 /* CD */
774 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x170f9 /* CD */
Dimx6qdl-gw54xx.dtsi843 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x17059 /* CD */
856 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x170b9 /* CD */
869 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x170f9 /* CD */
Dimx6qdl-gw553x.dtsi702 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x17059 /* CD */
715 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x170b9 /* CD */
728 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x170f9 /* CD */
Dimx6qdl-gw560x.dtsi896 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x17059 /* CD */
909 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x170b9 /* CD */
922 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x170f9 /* CD */
Dimx6qdl-udoo.dtsi231 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x1b0b0
Dimx6-logicpd-som.dtsi313 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x17059 /* WLAN_EN */
Dimx6qdl-gw5913.dtsi437 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x1b0b1
Dimx6qdl-skov-cpu.dtsi472 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x1b040
Dimx6qdl-nit6xlite.dtsi484 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x1b0b0
Dimx6q-pinfunc.h868 #define MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x2b0 0x698 0x000 0x5 0x0 macro
Dimx6dl-riotboard.dts580 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x1b0b0 /* SD3 CD */
Dimx6qdl-nitrogen6x.dtsi558 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x1b0b0 /* CD */
Dimx6dl-pinfunc.h1037 #define MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x328 0x710 0x000 0x5 0x0 macro
Dimx6q-display5.dtsi472 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x1b0b0
Dimx6qdl-nitrogen6_som2.dtsi572 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x1b0b0
Dimx6qdl-sabrelite.dtsi621 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x1b0b0 /* CD */
Dimx6qdl-aristainetos2.dtsi500 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x1b0b0 /* Profibus IRQ */
Dimx6qdl-nitrogen6_max.dtsi680 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x1b0b0
Dimx6qdl-dhcom-som.dtsi520 fsl,pins = <MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x400120b0>;