Home
last modified time | relevance | path

Searched refs:MPCC0_MPCC_STATUS__MPCC_IDLE__SHIFT (Results 1 – 14 of 14) sorted by relevance

/Linux-v6.1/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_0_3_sh_mask.h10868 #define MPCC0_MPCC_STATUS__MPCC_IDLE__SHIFT macro
Ddcn_3_0_3_sh_mask.h24179 #define MPCC0_MPCC_STATUS__MPCC_IDLE__SHIFT macro
Ddcn_2_1_0_sh_mask.h20252 #define MPCC0_MPCC_STATUS__MPCC_IDLE__SHIFT macro
Ddcn_3_2_1_sh_mask.h15101 #define MPCC0_MPCC_STATUS__MPCC_IDLE__SHIFT macro
Ddcn_3_0_1_sh_mask.h40130 #define MPCC0_MPCC_STATUS__MPCC_IDLE__SHIFT macro
Ddcn_1_0_sh_mask.h18873 #define MPCC0_MPCC_STATUS__MPCC_IDLE__SHIFT macro
Ddcn_3_1_5_sh_mask.h20609 #define MPCC0_MPCC_STATUS__MPCC_IDLE__SHIFT macro
Ddcn_3_1_2_sh_mask.h22592 #define MPCC0_MPCC_STATUS__MPCC_IDLE__SHIFT macro
Ddcn_3_0_2_sh_mask.h47132 #define MPCC0_MPCC_STATUS__MPCC_IDLE__SHIFT macro
Ddcn_3_1_6_sh_mask.h23350 #define MPCC0_MPCC_STATUS__MPCC_IDLE__SHIFT macro
Ddcn_3_1_4_sh_mask.h55815 #define MPCC0_MPCC_STATUS__MPCC_IDLE__SHIFT macro
Ddcn_3_0_0_sh_mask.h54282 #define MPCC0_MPCC_STATUS__MPCC_IDLE__SHIFT macro
Ddcn_2_0_0_sh_mask.h23320 #define MPCC0_MPCC_STATUS__MPCC_IDLE__SHIFT macro
Ddcn_3_2_0_sh_mask.h15098 #define MPCC0_MPCC_STATUS__MPCC_IDLE__SHIFT macro