Searched refs:IMX8MM_SYS_PLL2_50M (Results 1 – 16 of 16) sorted by relevance
| /Linux-v6.1/include/dt-bindings/clock/ |
| D | imx8mm-clock.h | 66 #define IMX8MM_SYS_PLL2_50M 57 macro
|
| /Linux-v6.1/arch/arm64/boot/dts/freescale/ |
| D | imx8mm-venice-gw71xx.dtsi | 129 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
|
| D | imx8mm-tqma8mqml-mba8mx.dts | 88 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
|
| D | imx8mm-venice-gw72xx.dtsi | 151 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
|
| D | imx8mm-beacon-baseboard.dtsi | 250 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
|
| D | imx8mm-venice-gw73xx.dtsi | 171 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
|
| D | imx8mm-phyboard-polis-rdk.dts | 175 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
|
| D | imx8mm-evk.dtsi | 367 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
|
| D | imx8mm-venice-gw7903.dts | 557 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
|
| D | imx8mm-venice-gw7904.dts | 615 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
|
| D | imx8mm-venice-gw7901.dts | 699 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
|
| D | imx8mm-venice-gw7902.dts | 619 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
|
| D | imx8mm-data-modul-edm-sbc.dts | 907 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
|
| D | imx8mm-verdin.dtsi | 653 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
|
| D | imx8mm.dtsi | 1082 <&clk IMX8MM_SYS_PLL2_50M>;
|
| /Linux-v6.1/drivers/clk/imx/ |
| D | clk-imx8mm.c | 383 hws[IMX8MM_SYS_PLL2_50M] = imx_clk_hw_fixed_factor("sys_pll2_50m", "sys_pll2_out", 1, 20); in imx8mm_clocks_probe()
|
