Home
last modified time | relevance | path

Searched refs:HIT (Results 1 – 8 of 8) sorted by relevance

/Linux-v6.1/arch/powerpc/perf/
Disa207-common.c223 ret = PH(LVL, L1) | LEVEL(L1) | P(SNOOP, HIT); in isa207_find_source()
226 ret = PH(LVL, L2) | LEVEL(L2) | P(SNOOP, HIT); in isa207_find_source()
229 ret = PH(LVL, L3) | LEVEL(L3) | P(SNOOP, HIT); in isa207_find_source()
233 ret = P(SNOOP, HIT); in isa207_find_source()
238 ret |= P(LVL, HIT) | LEVEL(PMEM); in isa207_find_source()
242 ret |= P(LVL, HIT) | LEVEL(PMEM) | REM; in isa207_find_source()
252 ret |= P(SNOOP, HIT); in isa207_find_source()
260 ret |= PH(LVL, L2) | LEVEL(L2) | P(SNOOP, HIT); in isa207_find_source()
264 ret |= PH(LVL, L3) | LEVEL(L3) | P(SNOOP, HIT); in isa207_find_source()
269 ret = PH(LVL, L2) | LEVEL(L2) | REM | P(SNOOP, HIT) | P(HOPS, 0); in isa207_find_source()
[all …]
Disa207-common.h275 #define PH(a, b) (P(LVL, HIT) | P(a, b))
/Linux-v6.1/tools/perf/util/
Dmem-events.c575 if (lvl & P(LVL, HIT)) { in c2c_decode_stats()
598 if (snoop & P(SNOOP, HIT)) in c2c_decode_stats()
608 if (snoop & P(SNOOP, HIT)) in c2c_decode_stats()
618 if (snoop & P(SNOOP, HIT)) { in c2c_decode_stats()
640 if (lvl & P(LVL, HIT)) { in c2c_decode_stats()
/Linux-v6.1/arch/x86/events/intel/
Dds.c64 #define OP_LH (P(OP, LOAD) | P(LVL, HIT))
77 OP_LH | P(LVL, L3) | LEVEL(L3) | P(SNOOP, HIT), /* 0x06: L3 hit, snoop hit */
79 OP_LH | P(LVL, REM_CCE1) | REM | LEVEL(L3) | P(SNOOP, HIT), /* 0x08: L3 miss snoop hit */
81 OP_LH | P(LVL, LOC_RAM) | LEVEL(RAM) | P(SNOOP, HIT), /* 0x0a: L3 miss, shared */
82 OP_LH | P(LVL, REM_RAM1) | REM | LEVEL(L3) | P(SNOOP, HIT), /* 0x0b: L3 miss, shared */
92 pebs_data_source[0x05] = OP_LH | P(LVL, L3) | LEVEL(L3) | P(SNOOP, HIT); in intel_pmu_pebs_data_source_nhm()
101 data_source[0x08] = OP_LH | pmem_or_l4 | P(SNOOP, HIT); in __intel_pmu_pebs_data_source_skl()
102 data_source[0x09] = OP_LH | pmem_or_l4 | REM | P(SNOOP, HIT); in __intel_pmu_pebs_data_source_skl()
115 data_source[0x05] = OP_LH | P(LVL, L3) | LEVEL(L3) | P(SNOOP, HIT); in __intel_pmu_pebs_data_source_grt()
155 val |= P(TLB, HIT); in precise_store_data()
[all …]
Dp4.c97 P4_ESCR_EMASK_BIT(P4_EVENT_ITLB_REFERENCE, HIT) |
547 [ C(RESULT_ACCESS) ] = P4_GEN_CACHE_EVENT(P4_EVENT_ITLB_REFERENCE, HIT,
/Linux-v6.1/Documentation/admin-guide/device-mapper/
Dcache-policies.rst12 The policy can return a simple HIT or MISS or issue a migration.
/Linux-v6.1/arch/x86/include/asm/
Dperf_event_p4.h605 P4_GEN_ESCR_EMASK(P4_EVENT_ITLB_REFERENCE, HIT, 0),
/Linux-v6.1/drivers/iommu/
Dmsm_iommu_hw-8xxx.h611 #define SET_HIT(b, c, v) SET_CONTEXT_FIELD(b, c, V2PSR, HIT, v)
798 #define GET_HIT(b, c) GET_CONTEXT_FIELD(b, c, V2PSR, HIT)
1178 #define HIT (HIT_MASK << HIT_SHIFT) macro