/Linux-v6.1/drivers/gpu/drm/amd/amdkfd/ |
D | cik_regs.h | 69 #define GRBM_GFX_INDEX 0x30800 macro
|
/Linux-v6.1/drivers/gpu/drm/amd/amdgpu/ |
D | gfx_v9_4.c | 99 data = REG_SET_FIELD(0, GRBM_GFX_INDEX, in gfx_v9_4_select_se_sh() 102 data = REG_SET_FIELD(0, GRBM_GFX_INDEX, INSTANCE_INDEX, in gfx_v9_4_select_se_sh() 106 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SE_BROADCAST_WRITES, in gfx_v9_4_select_se_sh() 109 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SE_INDEX, se_num); in gfx_v9_4_select_se_sh() 112 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SH_BROADCAST_WRITES, in gfx_v9_4_select_se_sh() 115 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SH_INDEX, sh_num); in gfx_v9_4_select_se_sh()
|
D | amdgpu_amdkfd_gfx_v8.c | 552 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, in kgd_wave_control_execute() 554 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, in kgd_wave_control_execute() 556 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, in kgd_wave_control_execute()
|
D | amdgpu_amdkfd_gfx_v11.c | 583 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, in wave_control_execute_v11() 585 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, in wave_control_execute_v11() 587 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, in wave_control_execute_v11()
|
D | amdgpu_amdkfd_gfx_v10.c | 685 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, in kgd_wave_control_execute() 687 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, in kgd_wave_control_execute() 689 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, in kgd_wave_control_execute()
|
D | vce_v4_0.c | 747 WREG32_FIELD(GRBM_GFX_INDEX, INSTANCE_INDEX, 0); 752 WREG32_FIELD(GRBM_GFX_INDEX, INSTANCE_INDEX, 0x10); 757 WREG32_FIELD(GRBM_GFX_INDEX, INSTANCE_INDEX, 0); 939 WREG32_FIELD(GRBM_GFX_INDEX, VCE_INSTANCE, i); 958 WREG32_FIELD(GRBM_GFX_INDEX, VCE_INSTANCE, 0);
|
D | amdgpu_amdkfd_gfx_v9.c | 636 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, in kgd_gfx_v9_wave_control_execute() 638 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, in kgd_gfx_v9_wave_control_execute() 640 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, in kgd_gfx_v9_wave_control_execute()
|
D | amdgpu_amdkfd_gfx_v10_3.c | 598 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, in wave_control_execute_v10_3() 600 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, in wave_control_execute_v10_3() 602 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, in wave_control_execute_v10_3()
|
D | gfx_v9_4_2.c | 852 data = REG_SET_FIELD(0, GRBM_GFX_INDEX, in gfx_v9_4_2_select_se_sh() 855 data = REG_SET_FIELD(0, GRBM_GFX_INDEX, INSTANCE_INDEX, in gfx_v9_4_2_select_se_sh() 859 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SE_BROADCAST_WRITES, in gfx_v9_4_2_select_se_sh() 862 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SE_INDEX, se_num); in gfx_v9_4_2_select_se_sh() 865 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SH_BROADCAST_WRITES, in gfx_v9_4_2_select_se_sh() 868 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SH_INDEX, sh_num); in gfx_v9_4_2_select_se_sh()
|
D | soc15_common.h | 163 …m_idx = adev->reg_offset[GC_HWIP][0][prefix##GRBM_GFX_INDEX_BASE_IDX] + prefix##GRBM_GFX_INDEX; \
|
D | vce_v3_0.c | 851 WREG32_FIELD(GRBM_GFX_INDEX, VCE_INSTANCE, 0); in vce_v3_0_get_clockgating_state()
|
D | gfx_v11_0.c | 1486 data = REG_SET_FIELD(0, GRBM_GFX_INDEX, in gfx_v11_0_select_se_sh() 1489 data = REG_SET_FIELD(0, GRBM_GFX_INDEX, INSTANCE_INDEX, in gfx_v11_0_select_se_sh() 1493 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SE_BROADCAST_WRITES, in gfx_v11_0_select_se_sh() 1496 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SE_INDEX, se_num); in gfx_v11_0_select_se_sh() 1499 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SA_BROADCAST_WRITES, in gfx_v11_0_select_se_sh() 1502 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SA_INDEX, sh_num); in gfx_v11_0_select_se_sh()
|
D | gfx_v9_0.c | 2283 data = REG_SET_FIELD(0, GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES, 1); in gfx_v9_0_select_se_sh() 2285 data = REG_SET_FIELD(0, GRBM_GFX_INDEX, INSTANCE_INDEX, instance); in gfx_v9_0_select_se_sh() 2288 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SE_BROADCAST_WRITES, 1); in gfx_v9_0_select_se_sh() 2290 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SE_INDEX, se_num); in gfx_v9_0_select_se_sh() 2293 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SH_BROADCAST_WRITES, 1); in gfx_v9_0_select_se_sh() 2295 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SH_INDEX, sh_num); in gfx_v9_0_select_se_sh()
|
D | gfx_v8_0.c | 3429 data = REG_SET_FIELD(0, GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES, 1); in gfx_v8_0_select_se_sh() 3431 data = REG_SET_FIELD(0, GRBM_GFX_INDEX, INSTANCE_INDEX, instance); in gfx_v8_0_select_se_sh() 3434 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SE_BROADCAST_WRITES, 1); in gfx_v8_0_select_se_sh() 3436 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SE_INDEX, se_num); in gfx_v8_0_select_se_sh() 3439 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SH_BROADCAST_WRITES, 1); in gfx_v8_0_select_se_sh() 3441 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SH_INDEX, sh_num); in gfx_v8_0_select_se_sh()
|
D | sid.h | 996 #define GRBM_GFX_INDEX 0x200B macro
|
D | gfx_v6_0.c | 1307 data = REG_SET_FIELD(0, GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES, 1); in gfx_v6_0_select_se_sh() 1309 data = REG_SET_FIELD(0, GRBM_GFX_INDEX, INSTANCE_INDEX, instance); in gfx_v6_0_select_se_sh()
|
/Linux-v6.1/drivers/gpu/drm/radeon/ |
D | cypress_dpm.c | 125 WREG32(GRBM_GFX_INDEX, 0xC0000000); in cypress_gfx_clock_gating_enable() 152 WREG32(GRBM_GFX_INDEX, 0xC0000000); in cypress_gfx_clock_gating_enable() 186 WREG32(GRBM_GFX_INDEX, 0xC0000000); in cypress_mg_clock_gating_enable() 207 WREG32(GRBM_GFX_INDEX, 0xC0000000); in cypress_mg_clock_gating_enable()
|
D | ni.c | 1082 WREG32(GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_INDEX(i)); in cayman_gpu_init() 1102 WREG32(GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_INDEX(i)); in cayman_gpu_init() 1111 WREG32(GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_BROADCAST_WRITES); in cayman_gpu_init()
|
D | nid.h | 295 #define GRBM_GFX_INDEX 0x802C macro
|
D | sid.h | 998 #define GRBM_GFX_INDEX 0x802C macro
|
D | cikd.h | 1627 #define GRBM_GFX_INDEX 0x30800 macro
|
D | evergreen.c | 3467 WREG32(GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_INDEX(i)); in evergreen_gpu_init() 3488 WREG32(GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_INDEX(i)); in evergreen_gpu_init() 3497 WREG32(GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_BROADCAST_WRITES); in evergreen_gpu_init()
|
D | evergreend.h | 412 #define GRBM_GFX_INDEX 0x802C macro
|
/Linux-v6.1/drivers/gpu/drm/radeon/reg_srcs/ |
D | cayman | 2 0x0000802C GRBM_GFX_INDEX
|
D | evergreen | 2 0x0000802C GRBM_GFX_INDEX
|