Home
last modified time | relevance | path

Searched refs:DSCC1_DSCC_PPS_CONFIG0__BITS_PER_COMPONENT__SHIFT (Results 1 – 12 of 12) sorted by relevance

/Linux-v6.1/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_0_3_sh_mask.h22880 #define DSCC1_DSCC_PPS_CONFIG0__BITS_PER_COMPONENT__SHIFT macro
Ddcn_2_1_0_sh_mask.h45001 #define DSCC1_DSCC_PPS_CONFIG0__BITS_PER_COMPONENT__SHIFT macro
Ddcn_3_2_1_sh_mask.h42430 #define DSCC1_DSCC_PPS_CONFIG0__BITS_PER_COMPONENT__SHIFT macro
Ddcn_3_0_1_sh_mask.h38237 #define DSCC1_DSCC_PPS_CONFIG0__BITS_PER_COMPONENT__SHIFT macro
Ddcn_3_1_5_sh_mask.h45475 #define DSCC1_DSCC_PPS_CONFIG0__BITS_PER_COMPONENT__SHIFT macro
Ddcn_3_1_2_sh_mask.h47194 #define DSCC1_DSCC_PPS_CONFIG0__BITS_PER_COMPONENT__SHIFT macro
Ddcn_3_0_2_sh_mask.h44264 #define DSCC1_DSCC_PPS_CONFIG0__BITS_PER_COMPONENT__SHIFT macro
Ddcn_3_1_6_sh_mask.h48821 #define DSCC1_DSCC_PPS_CONFIG0__BITS_PER_COMPONENT__SHIFT macro
Ddcn_3_1_4_sh_mask.h49533 #define DSCC1_DSCC_PPS_CONFIG0__BITS_PER_COMPONENT__SHIFT macro
Ddcn_3_0_0_sh_mask.h50896 #define DSCC1_DSCC_PPS_CONFIG0__BITS_PER_COMPONENT__SHIFT macro
Ddcn_2_0_0_sh_mask.h51568 #define DSCC1_DSCC_PPS_CONFIG0__BITS_PER_COMPONENT__SHIFT macro
Ddcn_3_2_0_sh_mask.h42382 #define DSCC1_DSCC_PPS_CONFIG0__BITS_PER_COMPONENT__SHIFT macro