Home
last modified time | relevance | path

Searched refs:DRAM (Results 1 – 25 of 72) sorted by relevance

123

/Linux-v6.1/Documentation/hid/
Damd-sfh-hid.rst60 on that allocates the DRAM address for each and every sensor and passes it to MP2-PCIe driver. On
72 2. Data transfer via DRAM.
77 the PCI layer. MP2 firmware writes the command output to the access DRAM memory which the client
78 layer has allocated. Firmware always writes minimum of 32 bytes into DRAM. So as a protocol driver
79 shall allocate minimum of 32 bytes DRAM space.
103 | | | Allocate the DRAM | Enable |
136 | | | Read the DRAM data for| | |
/Linux-v6.1/drivers/memory/tegra/
DKconfig22 Tegra20 chips. The EMC controls the external DRAM on the board.
34 Tegra30 chips. The EMC controls the external DRAM on the board.
46 Tegra124 chips. The EMC controls the external DRAM on the board.
60 Tegra210 chips. The EMC controls the external DRAM on the board.
/Linux-v6.1/sound/isa/gus/
Dgus_dram.c28 outsb(GUSP(gus, DRAM), buffer, size1); in snd_gus_dram_poke()
64 insb(GUSP(gus, DRAM), buffer, size1); in snd_gus_dram_peek()
/Linux-v6.1/drivers/memory/samsung/
DKconfig19 Frequency Scaling in DMC and DRAM. It also supports changing timings
20 of DRAM running with different frequency. The timings are calculated
/Linux-v6.1/Documentation/devicetree/bindings/firmware/
Dnvidia,tegra210-bpmp.txt6 (suspend to ram), and also offloading DRAM memory clock scaling on
23 - #clock-cells : Should be 1 for platforms where DRAM clock control is
/Linux-v6.1/arch/arm/
DKconfig-nommu14 hex '(S)DRAM Base Address' if SET_MEM_PARAM
18 hex '(S)DRAM SIZE' if SET_MEM_PARAM
/Linux-v6.1/Documentation/translations/zh_CN/mm/damon/
Dindex.rst19 - *准确度* (监测输出对DRAM级别的内存管理足够有用;但可能不适合CPU Cache级别),
/Linux-v6.1/Documentation/hwmon/
Dasus_wmi_sensors.rst37 * DRAM Voltage,
48 * DRAM Voltage,
/Linux-v6.1/arch/arm64/boot/dts/broadcom/stingray/
Dstingray-board-base.dtsi22 &memory { /* Default DRAM banks */
/Linux-v6.1/arch/arm/mach-lpc32xx/
Dsuspend.S51 @ This guarantees a small windows where DRAM isn't busy
/Linux-v6.1/Documentation/x86/
Damd-memory-encryption.rst12 automatically decrypted when read from DRAM and encrypted when written to
13 DRAM. SME can therefore be used to protect the contents of DRAM from physical
/Linux-v6.1/Documentation/arm/sa1100/
Dlart.rst6 applications. It has 32 MB DRAM, 4MB Flash ROM, double RS232 and all
/Linux-v6.1/Documentation/admin-guide/perf/
Dimx-ddr.rst5 There are no performance counters inside the DRAM controller, so performance
30 from different DRAM controller implementations, which is distinguished by quirks
/Linux-v6.1/Documentation/mm/damon/
Dindex.rst10 - *accurate* (the monitoring output is useful enough for DRAM level memory
/Linux-v6.1/arch/x86/ras/
DKconfig13 have ECC DIMMs and doesn't have DRAM ECC checking enabled in the BIOS.
/Linux-v6.1/Documentation/driver-api/
Dedac.rst18 The individual DRAM chips on a memory stick. These devices commonly
69 This is the name of the DRAM signal used to select the DRAM ranks to be
/Linux-v6.1/drivers/edac/
DKconfig82 Support for error detection and correction of DRAM ECC errors on
91 Correctable errors into DRAM.
101 which trigger the DRAM ECC Read and Write respectively.
172 E3-1200 based DRAM controllers.
377 tristate "Cavium Octeon DRAM Memory Controller (LMC)"
542 SoCs with ARM DMC-520 DRAM controller.
/Linux-v6.1/Documentation/devicetree/bindings/mmc/
Damlogic,meson-gx.txt27 DRAM memory, like on the G12A dedicated SDIO controller.
/Linux-v6.1/arch/arm/boot/dts/
Dberlin2cd-valve-steamlink.dts43 * DRAM (providing 1.35V). The other regulator on the opposite side
Dimx6ul-pico.dtsi148 /* DRAM */
156 /* DRAM */
/Linux-v6.1/Documentation/devicetree/bindings/net/
Dmarvell-neta-bm.txt13 in DRAM. Can be set for each pool (id 0 : 3) separately. The value has
/Linux-v6.1/drivers/memory/
DKconfig11 for DRAM (SDR, DDR), ROM, SRAM and others. The drivers features
65 the DRAM refresh rate. This can be used as an indirect indicator
66 for the DRAM's temperature. Slower refresh rate means cooler RAM,
/Linux-v6.1/arch/arm/mach-tegra/
Dsleep-tegra20.S241 str r1, [r0, #EMC_SELF_REF] @ take DRAM out of self refresh
352 str r2, [r1, #EMC_REQ_CTRL] @ stall incoming DRAM requests
/Linux-v6.1/drivers/powercap/
DKconfig32 fine grained control. These domains include processor package, DRAM
/Linux-v6.1/arch/arm/mach-sa1100/
Dsleep.S133 @ Step 5 clear DRAM refresh control register

123