Home
last modified time | relevance | path

Searched refs:DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK (Results 1 – 16 of 16) sorted by relevance

/Linux-v6.1/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_sh_mask.h5783 #define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK 0x00000400L macro
Ddce_8_0_sh_mask.h7897 #define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK 0x400 macro
Ddce_11_0_sh_mask.h6827 #define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK 0x400 macro
Ddce_10_0_sh_mask.h6925 #define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK 0x400 macro
Ddce_11_2_sh_mask.h7899 #define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK 0x400 macro
Ddce_12_0_sh_mask.h4882 #define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK … macro
/Linux-v6.1/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_0_3_sh_mask.h1528 #define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK … macro
Ddcn_2_1_0_sh_mask.h2350 #define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK … macro
Ddcn_3_0_1_sh_mask.h2491 #define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK … macro
Ddcn_1_0_sh_mask.h3844 #define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK … macro
Ddcn_3_1_2_sh_mask.h1975 #define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK … macro
Ddcn_3_0_2_sh_mask.h2421 #define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK … macro
Ddcn_3_1_6_sh_mask.h2542 #define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK … macro
Ddcn_3_1_4_sh_mask.h10605 #define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK … macro
Ddcn_3_0_0_sh_mask.h2487 #define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK … macro
Ddcn_2_0_0_sh_mask.h2618 #define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK … macro