Searched refs:DG1_MSTR_TILE (Results 1 – 2 of 2) sorted by relevance
2790 if (master_tile_ctl & DG1_MSTR_TILE(0)) { in dg1_irq_handler()
5613 #define DG1_MSTR_TILE(t) REG_BIT(t) macro