Home
last modified time | relevance | path

Searched refs:CP_HQD_PQ_CONTROL__SLOT_BASED_WPTR_MASK (Results 1 – 10 of 10) sorted by relevance

/Linux-v6.1/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_8_0_sh_mask.h3967 #define CP_HQD_PQ_CONTROL__SLOT_BASED_WPTR_MASK 0x6000000 macro
Dgfx_8_1_sh_mask.h4489 #define CP_HQD_PQ_CONTROL__SLOT_BASED_WPTR_MASK 0x6000000 macro
/Linux-v6.1/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h12914 #define CP_HQD_PQ_CONTROL__SLOT_BASED_WPTR_MASK … macro
Dgc_9_1_sh_mask.h14218 #define CP_HQD_PQ_CONTROL__SLOT_BASED_WPTR_MASK … macro
Dgc_9_2_1_sh_mask.h14083 #define CP_HQD_PQ_CONTROL__SLOT_BASED_WPTR_MASK … macro
Dgc_9_4_2_sh_mask.h4016 #define CP_HQD_PQ_CONTROL__SLOT_BASED_WPTR_MASK … macro
Dgc_11_0_0_sh_mask.h17386 #define CP_HQD_PQ_CONTROL__SLOT_BASED_WPTR_MASK … macro
Dgc_10_1_0_sh_mask.h20202 #define CP_HQD_PQ_CONTROL__SLOT_BASED_WPTR_MASK … macro
Dgc_11_0_3_sh_mask.h19629 #define CP_HQD_PQ_CONTROL__SLOT_BASED_WPTR_MASK … macro
Dgc_10_3_0_sh_mask.h18424 #define CP_HQD_PQ_CONTROL__SLOT_BASED_WPTR_MASK … macro