Home
last modified time | relevance | path

Searched refs:CLK_TOP_MUX_MFG (Results 1 – 6 of 6) sorted by relevance

/Linux-v6.1/drivers/clk/mediatek/
Dclk-mt8183.c549 MUX_GATE_CLR_SET_UPD(CLK_TOP_MUX_MFG, "mfg_sel",
1212 if (top_muxes[i].id == CLK_TOP_MUX_MFG) in clk_mt8183_reg_mfg_mux_notifier()
1254 top_clk_data->hws[CLK_TOP_MUX_MFG]->clk); in clk_mt8183_top_probe()
Dclk-mt6797.c338 MUX_GATE(CLK_TOP_MUX_MFG, "mfg_sel", mfg_parents, 0x0050, 24, 2, 31),
/Linux-v6.1/include/dt-bindings/clock/
Dmt6797-clk.h20 #define CLK_TOP_MUX_MFG 10 macro
Dmt8183-clk.h39 #define CLK_TOP_MUX_MFG 3 macro
/Linux-v6.1/arch/arm64/boot/dts/mediatek/
Dmt6797.dtsi213 clocks = <&topckgen CLK_TOP_MUX_MFG>,
Dmt8183.dtsi792 clocks = <&topckgen CLK_TOP_MUX_MFG>;