Home
last modified time | relevance | path

Searched refs:CLK_48 (Results 1 – 3 of 3) sorted by relevance

/Linux-v6.1/drivers/clk/renesas/
Dr9a06g032-clocks.c211 D_GATE(CLK_48_PG_F, "clk_48_pg_f", CLK_48, 0x78c, 0x78d, 0, 0x78e, 0, 0xb04, 0xb05),
212 D_GATE(CLK_48_PG4, "clk_48_pg4", CLK_48, 0x789, 0x78a, 0x78b, 0, 0xb03, 0, 0),
220 D_MODULE(HCLK_CAN0, "hclk_can0", CLK_48, 0x783, 0x784, 0x785, 0, 0xb01, 0, 0),
221 D_MODULE(HCLK_CAN1, "hclk_can1", CLK_48, 0x786, 0x787, 0x788, 0, 0xb02, 0, 0),
224 D_MODULE(HCLK_RSV, "hclk_rsv", CLK_48, 0x780, 0x781, 0x782, 0, 0xb00, 0, 0),
/Linux-v6.1/sound/soc/codecs/
Drt5682s.c2513 #define CLK_48 48000 macro
2603 if (rt5682s->lrck[RT5682S_AIF1] != CLK_48 && in rt5682s_wclk_recalc_rate()
2606 __func__, clk_name, CLK_44, CLK_48); in rt5682s_wclk_recalc_rate()
2627 if (rate != CLK_48 && rate != CLK_44) { in rt5682s_wclk_round_rate()
2629 __func__, clk_name, CLK_44, CLK_48); in rt5682s_wclk_round_rate()
2630 rate = CLK_48; in rt5682s_wclk_round_rate()
2864 rt5682s->lrck[RT5682S_AIF1] = CLK_48; in rt5682s_dai_probe_clks()
Drt5682.c2568 #define CLK_48 48000 macro
2662 if (rt5682->lrck[RT5682_AIF1] != CLK_48 && in rt5682_wclk_recalc_rate()
2665 __func__, clk_name, CLK_44, CLK_48); in rt5682_wclk_recalc_rate()
2686 if (rate != CLK_48 && rate != CLK_44) { in rt5682_wclk_round_rate()
2688 __func__, clk_name, CLK_44, CLK_48); in rt5682_wclk_round_rate()
2689 rate = CLK_48; in rt5682_wclk_round_rate()