Home
last modified time | relevance | path

Searched refs:wr_regl (Results 1 – 6 of 6) sorted by relevance

/Linux-v5.4/drivers/tty/serial/
Dsirfsoc_uart.c110 wr_regl(port, ureg->sirfsoc_line_ctrl, in sirfsoc_uart_set_mctrl()
114 wr_regl(port, ureg->sirfsoc_mode1, in sirfsoc_uart_set_mctrl()
119 wr_regl(port, ureg->sirfsoc_line_ctrl, in sirfsoc_uart_set_mctrl()
123 wr_regl(port, ureg->sirfsoc_mode1, in sirfsoc_uart_set_mctrl()
133 wr_regl(port, ureg->sirfsoc_afc_ctrl, val); in sirfsoc_uart_set_mctrl()
154 wr_regl(port, ureg->sirfsoc_int_en_reg, in sirfsoc_uart_stop_tx()
158 wr_regl(port, ureg->sirfsoc_int_en_clr_reg, in sirfsoc_uart_stop_tx()
163 wr_regl(port, ureg->sirfsoc_tx_rx_en, rd_regl(port, in sirfsoc_uart_stop_tx()
166 wr_regl(port, ureg->sirfsoc_int_en_reg, in sirfsoc_uart_stop_tx()
170 wr_regl(port, ureg->sirfsoc_int_en_clr_reg, in sirfsoc_uart_stop_tx()
[all …]
Dsamsung.h117 #define wr_regl(port, reg, val) writel_relaxed(val, portaddr(port, reg)) macro
130 wr_regl(port, reg, val); in s3c24xx_set_bit()
143 wr_regl(port, reg, val); in s3c24xx_clear_bit()
Dsamsung.c132 wr_regl(port, S3C2410_UFCON, ufcon); in s3c24xx_serial_rx_enable()
136 wr_regl(port, S3C2410_UCON, ucon); in s3c24xx_serial_rx_enable()
151 wr_regl(port, S3C2410_UCON, ucon); in s3c24xx_serial_rx_disable()
244 wr_regl(port, S3C2410_UCON, ucon); in enable_tx_dma()
257 wr_regl(port, S3C2410_UFCON, ufcon); in enable_tx_pio()
263 wr_regl(port, S3C2410_UCON, ucon); in enable_tx_pio()
520 wr_regl(port, S3C2410_UCON, ucon); in enable_rx_dma()
540 wr_regl(port, S3C2410_UCON, ucon); in enable_rx_pio()
587 wr_regl(port, S3C2410_UTRSTAT, S3C2410_UTRSTAT_TIMEOUT); in s3c24xx_serial_rx_chars_dma()
630 wr_regl(port, S3C2410_UFCON, ufcon); in s3c24xx_serial_rx_drain_fifo()
[all …]
Dsirfsoc_uart.h441 #define wr_regl(port, reg, val) __raw_writel(val, portaddr(port, reg)) macro
/Linux-v5.4/drivers/atm/
Dhorizon.c356 static inline void wr_regl (const hrz_dev * dev, unsigned char reg, u32 data) { in wr_regl() function
385 wr_regl (dev, MEM_WR_ADDR_REG_OFF, (addr - (HDW *) 0) * sizeof(HDW)); in wr_mem()
386 wr_regl (dev, MEMORY_PORT_OFF, data); in wr_mem()
391 wr_regl (dev, MEM_RD_ADDR_REG_OFF, (addr - (HDW *) 0) * sizeof(HDW)); in rd_mem()
396 wr_regl (dev, MEM_WR_ADDR_REG_OFF, (u32) addr | 0x80000000); in wr_framer()
397 wr_regl (dev, MEMORY_PORT_OFF, data); in wr_framer()
401 wr_regl (dev, MEM_RD_ADDR_REG_OFF, (u32) addr | 0x80000000); in rd_framer()
434 wr_regl (dev, TX_CHANNEL_PORT_OFF, tx_channel); in SELECT_TX_CHANNEL()
936 wr_regl (dev, MASTER_RX_COUNT_REG_OFF, 0); in rx_schedule()
1019 wr_regl (dev, MASTER_RX_COUNT_REG_OFF, 0); in rx_schedule()
[all …]
Dhorizon.h478 wr_regl (dev, CONTROL_0_REG, rd_regl (dev, CONTROL_0_REG) | GREEN_LED)
480 wr_regl (dev, CONTROL_0_REG, rd_regl (dev, CONTROL_0_REG) &~ GREEN_LED)
482 wr_regl (dev, CONTROL_0_REG, rd_regl (dev, CONTROL_0_REG) | YELLOW_LED)
484 wr_regl (dev, CONTROL_0_REG, rd_regl (dev, CONTROL_0_REG) &~ YELLOW_LED)