Home
last modified time | relevance | path

Searched refs:uvd (Results 1 – 21 of 21) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/amdgpu/
Damdgpu_uvd.c131 INIT_DELAYED_WORK(&adev->uvd.idle_work, amdgpu_uvd_idle_work_handler); in amdgpu_uvd_sw_init()
188 r = request_firmware(&adev->uvd.fw, fw_name, adev->dev); in amdgpu_uvd_sw_init()
195 r = amdgpu_ucode_validate(adev->uvd.fw); in amdgpu_uvd_sw_init()
199 release_firmware(adev->uvd.fw); in amdgpu_uvd_sw_init()
200 adev->uvd.fw = NULL; in amdgpu_uvd_sw_init()
205 adev->uvd.max_handles = AMDGPU_DEFAULT_UVD_HANDLES; in amdgpu_uvd_sw_init()
207 hdr = (const struct common_firmware_header *)adev->uvd.fw->data; in amdgpu_uvd_sw_init()
226 adev->uvd.max_handles = AMDGPU_MAX_UVD_HANDLES; in amdgpu_uvd_sw_init()
228 adev->uvd.fw_version = ((version_major << 24) | (version_minor << 16) | in amdgpu_uvd_sw_init()
233 (adev->uvd.fw_version < FW_1_66_16)) in amdgpu_uvd_sw_init()
[all …]
Duvd_v7_0.c89 if (ring == &adev->uvd.inst[ring->me].ring_enc[0]) in uvd_v7_0_enc_ring_get_rptr()
123 if (ring == &adev->uvd.inst[ring->me].ring_enc[0]) in uvd_v7_0_enc_ring_get_wptr()
161 if (ring == &adev->uvd.inst[ring->me].ring_enc[0]) in uvd_v7_0_enc_ring_set_wptr()
377 adev->uvd.num_uvd_inst = UVD7_MAX_HW_INSTANCES_VEGA20; in uvd_v7_0_early_init()
378 for (i = 0; i < adev->uvd.num_uvd_inst; i++) { in uvd_v7_0_early_init()
381 adev->uvd.harvest_config |= 1 << i; in uvd_v7_0_early_init()
384 if (adev->uvd.harvest_config == (AMDGPU_UVD_HARVEST_UVD0 | in uvd_v7_0_early_init()
389 adev->uvd.num_uvd_inst = 1; in uvd_v7_0_early_init()
393 adev->uvd.num_enc_rings = 1; in uvd_v7_0_early_init()
395 adev->uvd.num_enc_rings = 2; in uvd_v7_0_early_init()
[all …]
Duvd_v6_0.c67 (!adev->uvd.fw_version || adev->uvd.fw_version >= FW_1_130_16)); in uvd_v6_0_enc_support()
95 if (ring == &adev->uvd.inst->ring_enc[0]) in uvd_v6_0_enc_ring_get_rptr()
125 if (ring == &adev->uvd.inst->ring_enc[0]) in uvd_v6_0_enc_ring_get_wptr()
156 if (ring == &adev->uvd.inst->ring_enc[0]) in uvd_v6_0_enc_ring_set_wptr()
365 adev->uvd.num_uvd_inst = 1; in uvd_v6_0_early_init()
374 adev->uvd.num_enc_rings = 2; in uvd_v6_0_early_init()
390 …id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_UVD_SYSTEM_MESSAGE, &adev->uvd.inst->irq); in uvd_v6_0_sw_init()
396 for (i = 0; i < adev->uvd.num_enc_rings; ++i) { in uvd_v6_0_sw_init()
397 …(adev, AMDGPU_IRQ_CLIENTID_LEGACY, i + VISLANDS30_IV_SRCID_UVD_ENC_GEN_PURP, &adev->uvd.inst->irq); in uvd_v6_0_sw_init()
408 for (i = 0; i < adev->uvd.num_enc_rings; ++i) in uvd_v6_0_sw_init()
[all …]
Duvd_v4_2.c96 adev->uvd.num_uvd_inst = 1; in uvd_v4_2_early_init()
111 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 124, &adev->uvd.inst->irq); in uvd_v4_2_sw_init()
119 ring = &adev->uvd.inst->ring; in uvd_v4_2_sw_init()
121 r = amdgpu_ring_init(adev, ring, 512, &adev->uvd.inst->irq, 0); in uvd_v4_2_sw_init()
158 struct amdgpu_ring *ring = &adev->uvd.inst->ring; in uvd_v4_2_hw_init()
213 struct amdgpu_ring *ring = &adev->uvd.inst->ring; in uvd_v4_2_hw_fini()
256 struct amdgpu_ring *ring = &adev->uvd.inst->ring; in uvd_v4_2_start()
547 addr = (adev->uvd.inst->gpu_addr + AMDGPU_UVD_FIRMWARE_OFFSET) >> 3; in uvd_v4_2_mc_resume()
559 (AMDGPU_UVD_SESSION_SIZE * adev->uvd.max_handles)) >> 3; in uvd_v4_2_mc_resume()
564 addr = (adev->uvd.inst->gpu_addr >> 28) & 0xF; in uvd_v4_2_mc_resume()
[all …]
Duvd_v5_0.c94 adev->uvd.num_uvd_inst = 1; in uvd_v5_0_early_init()
109 …id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_UVD_SYSTEM_MESSAGE, &adev->uvd.inst->irq); in uvd_v5_0_sw_init()
117 ring = &adev->uvd.inst->ring; in uvd_v5_0_sw_init()
119 r = amdgpu_ring_init(adev, ring, 512, &adev->uvd.inst->irq, 0); in uvd_v5_0_sw_init()
154 struct amdgpu_ring *ring = &adev->uvd.inst->ring; in uvd_v5_0_hw_init()
211 struct amdgpu_ring *ring = &adev->uvd.inst->ring; in uvd_v5_0_hw_fini()
260 lower_32_bits(adev->uvd.inst->gpu_addr)); in uvd_v5_0_mc_resume()
262 upper_32_bits(adev->uvd.inst->gpu_addr)); in uvd_v5_0_mc_resume()
276 (AMDGPU_UVD_SESSION_SIZE * adev->uvd.max_handles); in uvd_v5_0_mc_resume()
294 struct amdgpu_ring *ring = &adev->uvd.inst->ring; in uvd_v5_0_start()
[all …]
Damdgpu_kms.c214 fw_info->ver = adev->uvd.fw_version; in amdgpu_firmware_info()
342 for (i = 0; i < adev->uvd.num_uvd_inst; i++) { in amdgpu_hw_ip_info()
343 if (adev->uvd.harvest_config & (1 << i)) in amdgpu_hw_ip_info()
346 if (adev->uvd.inst[i].ring.sched.ready) in amdgpu_hw_ip_info()
362 for (i = 0; i < adev->uvd.num_uvd_inst; i++) { in amdgpu_hw_ip_info()
363 if (adev->uvd.harvest_config & (1 << i)) in amdgpu_hw_ip_info()
366 for (j = 0; j < adev->uvd.num_enc_rings; j++) in amdgpu_hw_ip_info()
367 if (adev->uvd.inst[i].ring_enc[j].sched.ready) in amdgpu_hw_ip_info()
376 if (adev->uvd.harvest_config & (1 << i)) in amdgpu_hw_ip_info()
388 if (adev->uvd.harvest_config & (1 << i)) in amdgpu_hw_ip_info()
[all …]
Damdgpu_uvd.h37 …(AMDGPU_GPU_PAGE_ALIGN(le32_to_cpu(((const struct common_firmware_header *)(adev)->uvd.fw->data)->…
Damdgpu_fence.c402 index = ALIGN(adev->uvd.fw->size, 8); in amdgpu_fence_driver_start_ring()
403 ring->fence_drv.cpu_addr = adev->uvd.inst[ring->me].cpu_addr + index; in amdgpu_fence_driver_start_ring()
404 ring->fence_drv.gpu_addr = adev->uvd.inst[ring->me].gpu_addr + index; in amdgpu_fence_driver_start_ring()
Damdgpu_ctx.c145 rings[0] = &adev->uvd.inst[0].ring; in amdgpu_ctx_init()
153 rings[0] = &adev->uvd.inst[0].ring_enc[0]; in amdgpu_ctx_init()
Damdgpu_ucode.c394 FW_VERSION_ATTR(uvd_fw_version, 0444, uvd.fw_version);
Damdgpu.h931 struct amdgpu_uvd uvd; member
Damdgpu_pm.c2677 adev->uvd.decode_image_width >= WIDTH_4K) { in amdgpu_dpm_enable_uvd()
/Linux-v5.4/drivers/gpu/drm/radeon/
Dradeon_uvd.c72 INIT_DELAYED_WORK(&rdev->uvd.idle_work, radeon_uvd_idle_work_handler); in radeon_uvd_init()
137 rdev->uvd.fw_header_present = false; in radeon_uvd_init()
138 rdev->uvd.max_handles = RADEON_DEFAULT_UVD_HANDLES; in radeon_uvd_init()
153 rdev->uvd.fw_header_present = true; in radeon_uvd_init()
166 rdev->uvd.max_handles = RADEON_MAX_UVD_HANDLES; in radeon_uvd_init()
186 RADEON_UVD_SESSION_SIZE * rdev->uvd.max_handles; in radeon_uvd_init()
189 NULL, &rdev->uvd.vcpu_bo); in radeon_uvd_init()
195 r = radeon_bo_reserve(rdev->uvd.vcpu_bo, false); in radeon_uvd_init()
197 radeon_bo_unref(&rdev->uvd.vcpu_bo); in radeon_uvd_init()
202 r = radeon_bo_pin(rdev->uvd.vcpu_bo, RADEON_GEM_DOMAIN_VRAM, in radeon_uvd_init()
[all …]
Duvd_v4_2.c46 if (rdev->uvd.fw_header_present) in uvd_v4_2_resume()
47 addr = (rdev->uvd.gpu_addr + 0x200) >> 3; in uvd_v4_2_resume()
49 addr = rdev->uvd.gpu_addr >> 3; in uvd_v4_2_resume()
62 (RADEON_UVD_SESSION_SIZE * rdev->uvd.max_handles)) >> 3; in uvd_v4_2_resume()
67 addr = (rdev->uvd.gpu_addr >> 28) & 0xF; in uvd_v4_2_resume()
71 addr = (rdev->uvd.gpu_addr >> 32) & 0xFF; in uvd_v4_2_resume()
74 if (rdev->uvd.fw_header_present) in uvd_v4_2_resume()
75 WREG32(UVD_GP_SCRATCH4, rdev->uvd.max_handles); in uvd_v4_2_resume()
Duvd_v2_2.c113 addr = rdev->uvd.gpu_addr >> 3; in uvd_v2_2_resume()
125 (RADEON_UVD_SESSION_SIZE * rdev->uvd.max_handles)) >> 3; in uvd_v2_2_resume()
130 addr = (rdev->uvd.gpu_addr >> 28) & 0xF; in uvd_v2_2_resume()
134 addr = (rdev->uvd.gpu_addr >> 32) & 0xFF; in uvd_v2_2_resume()
Duvd_v1_0.c121 addr = (rdev->uvd.gpu_addr >> 3) + 16; in uvd_v1_0_resume()
133 (RADEON_UVD_SESSION_SIZE * rdev->uvd.max_handles)) >> 3; in uvd_v1_0_resume()
138 addr = (rdev->uvd.gpu_addr >> 28) & 0xF; in uvd_v1_0_resume()
142 addr = (rdev->uvd.gpu_addr >> 32) & 0xFF; in uvd_v1_0_resume()
145 WREG32(UVD_FW_START, *((uint32_t*)rdev->uvd.cpu_addr)); in uvd_v1_0_resume()
Dradeon_drv.c300 MODULE_PARM_DESC(uvd, "uvd enable/disable uvd support (1 = enable, 0 = disable)");
301 module_param_named(uvd, radeon_uvd, int, 0444);
Dradeon_fence.c850 rdev->fence_drv[ring].cpu_addr = rdev->uvd.cpu_addr + index; in radeon_fence_driver_start_ring()
851 rdev->fence_drv[ring].gpu_addr = rdev->uvd.gpu_addr + index; in radeon_fence_driver_start_ring()
Dradeon.h2383 struct radeon_uvd uvd; member
/Linux-v5.4/drivers/gpu/drm/amd/powerplay/hwmgr/
Dsmu10_hwmgr.h112 uint32_t uvd : 1; member
Dsmu8_hwmgr.h135 uint32_t uvd : 1; member