Home
last modified time | relevance | path

Searched refs:strapping (Results 1 – 25 of 30) sorted by relevance

12

/Linux-v5.4/arch/arm/boot/dts/
Dimx6qdl-sr-som.dtsi82 /* AR8035 pin strapping: IO voltage: pull up */
84 /* AR8035 pin strapping: PHYADDR#0: pull down */
86 /* AR8035 pin strapping: PHYADDR#1: pull down */
88 /* AR8035 pin strapping: MODE#1: pull up */
90 /* AR8035 pin strapping: MODE#3: pull up */
92 /* AR8035 pin strapping: MODE#0: pull down */
Dimx6q-marsboard.dts263 /* AR8035 pin strapping: IO voltage: pull up */
265 /* AR8035 pin strapping: PHYADDR#0: pull down */
267 /* AR8035 pin strapping: PHYADDR#1: pull down */
269 /* AR8035 pin strapping: MODE#1: pull up */
271 /* AR8035 pin strapping: MODE#3: pull up */
273 /* AR8035 pin strapping: MODE#0: pull down */
Dimx6dl-riotboard.dts427 MX6QDL_PAD_RGMII_RXC__RGMII_RXC 0x1b030 /* AR8035 pin strapping: IO voltage: pull up */
428 MX6QDL_PAD_RGMII_RD0__RGMII_RD0 0x13030 /* AR8035 pin strapping: PHYADDR#0: pull down */
429 MX6QDL_PAD_RGMII_RD1__RGMII_RD1 0x13030 /* AR8035 pin strapping: PHYADDR#1: pull down */
430 MX6QDL_PAD_RGMII_RD2__RGMII_RD2 0x1b030 /* AR8035 pin strapping: MODE#1: pull up */
431 MX6QDL_PAD_RGMII_RD3__RGMII_RD3 0x1b030 /* AR8035 pin strapping: MODE#3: pull up */
432 MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x130b0 /* AR8035 pin strapping: MODE#0: pull down */
Dimx6q-pistachio.dts383 /* AR8035 pin strapping: IO voltage: pull up */
385 /* AR8035 pin strapping: PHYADDR#0: pull down */
387 /* AR8035 pin strapping: PHYADDR#1: pull down */
389 /* AR8035 pin strapping: MODE#1: pull up */
391 /* AR8035 pin strapping: MODE#3: pull up */
393 /* AR8035 pin strapping: MODE#0: pull down */
/Linux-v5.4/Documentation/devicetree/bindings/misc/
Dnvidia,tegra186-misc.txt4 used to identify a given chip and various strapping options.
12 of the register region indicating the strapping options.
Dnvidia,tegra20-apbmisc.txt11 registers indicating the strapping options.
/Linux-v5.4/Documentation/devicetree/bindings/sound/
Dwlf,wm8974.txt3 This device supports both I2C and SPI (configured with pin strapping
Dwm8510.txt3 This device supports both I2C and SPI (configured with pin strapping
Dwm8737.txt3 This device supports both I2C and SPI (configured with pin strapping
Dwm8776.txt3 This device supports both I2C and SPI (configured with pin strapping
Dwm8711.txt3 This device supports both I2C and SPI (configured with pin strapping
Dwm8728.txt3 This device supports both I2C and SPI (configured with pin strapping
Dwm8750.txt3 These devices support both I2C and SPI (configured with pin strapping
Dwm8753.txt3 This device supports both I2C and SPI (configured with pin strapping
Dwm8741.txt3 This device supports both I2C and SPI (configured with pin strapping
Dwm8804.txt3 This device supports both I2C and SPI (configured with pin strapping
Dcs4341.txt3 This device supports both I2C and SPI (configured with pin strapping
Dwm8731.txt3 This device supports both I2C and SPI (configured with pin strapping
Dpcm186x.txt3 These devices support both I2C and SPI (configured with pin strapping
Dpcm512x.txt3 These devices support both I2C and SPI (configured with pin strapping
Dwm8994.txt3 These devices support both I2C and SPI (configured with pin strapping
/Linux-v5.4/Documentation/devicetree/bindings/net/
Dti,dp83867.txt15 will be left at their default values, as set by the PHY's pin strapping.
16 The default strapping will use a delay of 2.00 ns. Thus
Dmicrel.txt42 by the FXEN boot strapping pin. It can't be determined from the PHY
Dqca,qca7000.txt30 the QCA7000 is setup via GPIO pin strapping. If the
/Linux-v5.4/Documentation/devicetree/bindings/phy/
Dphy-cadence-sierra.txt28 hardware strapping, and must match the configuration specified here.

12