Home
last modified time | relevance | path

Searched refs:set_rate_and_parent (Results 1 – 10 of 10) sorted by relevance

/Linux-v5.4/drivers/clk/ti/
Ddpll.c39 .set_rate_and_parent = &omap3_noncore_dpll_set_rate_and_parent,
64 .set_rate_and_parent = &omap3_noncore_dpll_set_rate_and_parent,
77 .set_rate_and_parent = &omap3_noncore_dpll_set_rate_and_parent,
118 .set_rate_and_parent = &omap3_noncore_dpll_set_rate_and_parent,
130 .set_rate_and_parent = &omap3_noncore_dpll_set_rate_and_parent,
142 .set_rate_and_parent = &omap3_dpll4_set_rate_and_parent,
/Linux-v5.4/drivers/clk/qcom/
Dclk-rcg2.c361 .set_rate_and_parent = clk_rcg2_set_rate_and_parent,
372 .set_rate_and_parent = clk_rcg2_set_floor_rate_and_parent,
498 .set_rate_and_parent = clk_edp_pixel_set_rate_and_parent,
556 .set_rate_and_parent = clk_byte_set_rate_and_parent,
626 .set_rate_and_parent = clk_byte2_set_rate_and_parent,
716 .set_rate_and_parent = clk_pixel_set_rate_and_parent,
803 .set_rate_and_parent = clk_gfx3d_set_rate_and_parent,
942 .set_rate_and_parent = clk_rcg2_shared_set_rate_and_parent,
Dclk-rcg.c838 .set_rate_and_parent = clk_rcg_bypass2_set_rate_and_parent,
850 .set_rate_and_parent = clk_rcg_pixel_set_rate_and_parent,
862 .set_rate_and_parent = clk_rcg_esc_set_rate_and_parent,
886 .set_rate_and_parent = clk_dyn_rcg_set_rate_and_parent,
Dclk-regmap-mux-div.c227 .set_rate_and_parent = mux_div_set_rate_and_parent,
/Linux-v5.4/drivers/clk/
Dclk-composite.c272 clk_composite_ops->set_rate_and_parent = in clk_hw_register_composite()
Dclk.c2042 if (core->ops->set_rate_and_parent) { in clk_change_rate()
2044 core->ops->set_rate_and_parent(core->hw, core->new_rate, in clk_change_rate()
3289 if (core->ops->set_rate_and_parent && in __clk_core_init()
/Linux-v5.4/drivers/clk/mmp/
Dclk-mix.c432 .set_rate_and_parent = mmp_clk_mix_set_rate_and_parent,
/Linux-v5.4/include/linux/
Dclk-provider.h235 int (*set_rate_and_parent)(struct clk_hw *hw, member
/Linux-v5.4/Documentation/driver-api/
Dclk.rst90 int (*set_rate_and_parent)(struct clk_hw *hw,
/Linux-v5.4/drivers/clk/microchip/
Dclk-core.c551 .set_rate_and_parent = roclk_set_rate_and_parent,