Home
last modified time | relevance | path

Searched refs:rt_sysc_m32 (Results 1 – 4 of 4) sorted by relevance

/Linux-v5.4/arch/mips/pci/
Dpci-mt7620.c234 rt_sysc_m32(RALINK_PCIE0_CLK_EN, 0, RALINK_CLKCFG1); in mt7620_pci_hw_init()
235 rt_sysc_m32(LC_CKDRVPD, PDRV_SW_SET, PPLL_DRV); in mt7620_pci_hw_init()
239 rt_sysc_m32(0, RALINK_PCIE0_CLK_EN, RALINK_CLKCFG1); in mt7620_pci_hw_init()
245 rt_sysc_m32(RALINK_PCIE0_CLK_EN, 0, RALINK_CLKCFG1); in mt7620_pci_hw_init()
250 rt_sysc_m32(LC_CKDRVHZ | LC_CKDRVOHZ, LC_CKDRVPD | PDRV_SW_SET, in mt7620_pci_hw_init()
261 rt_sysc_m32(BIT(16), 0, RALINK_GPIOMODE); in mt7628_pci_hw_init()
265 rt_sysc_m32(0, RALINK_PCIE0_CLK_EN, RALINK_CLKCFG1); in mt7628_pci_hw_init()
333 rt_sysc_m32(RALINK_PCIE0_CLK_EN, 0, RALINK_CLKCFG1); in mt7620_pci_probe()
335 rt_sysc_m32(LC_CKDRVPD, PDRV_SW_SET, PPLL_DRV); in mt7620_pci_probe()
/Linux-v5.4/drivers/staging/mt7621-pci/
Dpci-mt7621.c227 rt_sysc_m32(PCIE_PORT_CLK_EN(port->slot), 0, RALINK_CLKCFG1); in mt7621_pcie_port_clk_disable()
458 rt_sysc_m32(PERST_MODE_MASK, PERST_MODE_GPIO, MT7621_GPIO_MODE); in mt7621_pcie_init_ports()
493 rt_sysc_m32(0x30, 2 << 4, SYSC_REG_SYSTEM_CONFIG1); in mt7621_pcie_init_ports()
494 rt_sysc_m32(PCIE_CLK_GEN_EN, PCIE_CLK_GEN_DIS, RALINK_PCIE_CLK_GEN); in mt7621_pcie_init_ports()
495 rt_sysc_m32(PCIE_CLK_GEN1_DIS, PCIE_CLK_GEN1_EN, RALINK_PCIE_CLK_GEN1); in mt7621_pcie_init_ports()
496 rt_sysc_m32(PCIE_CLK_GEN_DIS, PCIE_CLK_GEN_EN, RALINK_PCIE_CLK_GEN); in mt7621_pcie_init_ports()
/Linux-v5.4/arch/mips/include/asm/mach-ralink/
Dralink_regs.h45 static inline void rt_sysc_m32(u32 clr, u32 set, unsigned reg) in rt_sysc_m32() function
/Linux-v5.4/arch/mips/ralink/
Dreset.c88 rt_sysc_m32(0, RSTCTL_RESET_PCI, SYSC_REG_RESET_CTRL); in ralink_restart()