Home
last modified time | relevance | path

Searched refs:rlc (Results 1 – 18 of 18) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/amdgpu/
Damdgpu_rlc.c39 if (adev->gfx.rlc.in_safe_mode) in amdgpu_gfx_rlc_enter_safe_mode()
43 if (!adev->gfx.rlc.funcs->is_rlc_enabled(adev)) in amdgpu_gfx_rlc_enter_safe_mode()
49 adev->gfx.rlc.funcs->set_safe_mode(adev); in amdgpu_gfx_rlc_enter_safe_mode()
50 adev->gfx.rlc.in_safe_mode = true; in amdgpu_gfx_rlc_enter_safe_mode()
63 if (!(adev->gfx.rlc.in_safe_mode)) in amdgpu_gfx_rlc_exit_safe_mode()
67 if (!adev->gfx.rlc.funcs->is_rlc_enabled(adev)) in amdgpu_gfx_rlc_exit_safe_mode()
73 adev->gfx.rlc.funcs->unset_safe_mode(adev); in amdgpu_gfx_rlc_exit_safe_mode()
74 adev->gfx.rlc.in_safe_mode = false; in amdgpu_gfx_rlc_exit_safe_mode()
97 &adev->gfx.rlc.save_restore_obj, in amdgpu_gfx_rlc_init_sr()
98 &adev->gfx.rlc.save_restore_gpu_addr, in amdgpu_gfx_rlc_init_sr()
[all …]
Dgfx_v10_0.c564 kfree(adev->gfx.rlc.register_list_format); in gfx_v10_0_free_microcode()
600 …adev->gfx.rlc.save_restore_list_cntl_size_bytes = le32_to_cpu(rlc_hdr->save_restore_list_cntl_size… in gfx_v10_0_init_rlc_ext_microcode()
601 …adev->gfx.rlc.save_restore_list_cntl = (u8 *)rlc_hdr + le32_to_cpu(rlc_hdr->save_restore_list_cntl… in gfx_v10_0_init_rlc_ext_microcode()
604 …adev->gfx.rlc.save_restore_list_gpm_size_bytes = le32_to_cpu(rlc_hdr->save_restore_list_gpm_size_b… in gfx_v10_0_init_rlc_ext_microcode()
605 …adev->gfx.rlc.save_restore_list_gpm = (u8 *)rlc_hdr + le32_to_cpu(rlc_hdr->save_restore_list_gpm_o… in gfx_v10_0_init_rlc_ext_microcode()
608 …adev->gfx.rlc.save_restore_list_srm_size_bytes = le32_to_cpu(rlc_hdr->save_restore_list_srm_size_b… in gfx_v10_0_init_rlc_ext_microcode()
609 …adev->gfx.rlc.save_restore_list_srm = (u8 *)rlc_hdr + le32_to_cpu(rlc_hdr->save_restore_list_srm_o… in gfx_v10_0_init_rlc_ext_microcode()
610 adev->gfx.rlc.reg_list_format_direct_reg_list_length = in gfx_v10_0_init_rlc_ext_microcode()
702 adev->gfx.rlc.is_rlc_v2_1 = true; in gfx_v10_0_init_microcode()
706 adev->gfx.rlc.save_and_restore_offset = in gfx_v10_0_init_microcode()
[all …]
Dgfx_v9_0.c947 kfree(adev->gfx.rlc.register_list_format); in gfx_v9_0_free_microcode()
957 …adev->gfx.rlc.save_restore_list_cntl_size_bytes = le32_to_cpu(rlc_hdr->save_restore_list_cntl_size… in gfx_v9_0_init_rlc_ext_microcode()
958 …adev->gfx.rlc.save_restore_list_cntl = (u8 *)rlc_hdr + le32_to_cpu(rlc_hdr->save_restore_list_cntl… in gfx_v9_0_init_rlc_ext_microcode()
961 …adev->gfx.rlc.save_restore_list_gpm_size_bytes = le32_to_cpu(rlc_hdr->save_restore_list_gpm_size_b… in gfx_v9_0_init_rlc_ext_microcode()
962 …adev->gfx.rlc.save_restore_list_gpm = (u8 *)rlc_hdr + le32_to_cpu(rlc_hdr->save_restore_list_gpm_o… in gfx_v9_0_init_rlc_ext_microcode()
965 …adev->gfx.rlc.save_restore_list_srm_size_bytes = le32_to_cpu(rlc_hdr->save_restore_list_srm_size_b… in gfx_v9_0_init_rlc_ext_microcode()
966 …adev->gfx.rlc.save_restore_list_srm = (u8 *)rlc_hdr + le32_to_cpu(rlc_hdr->save_restore_list_srm_o… in gfx_v9_0_init_rlc_ext_microcode()
967 adev->gfx.rlc.reg_list_format_direct_reg_list_length = in gfx_v9_0_init_rlc_ext_microcode()
1051 !adev->gfx.rlc.is_rlc_v2_1)) in gfx_v9_0_check_if_need_gfxoff()
1193 adev->gfx.rlc.is_rlc_v2_1 = true; in gfx_v9_0_init_rlc_microcode()
[all …]
Dgfx_v6_0.c2062 for (sect = adev->gfx.rlc.cs_data; sect->section != NULL; ++sect) { in gfx_v6_0_cp_gfx_start()
2384 adev->gfx.rlc.reg_list = verde_rlc_save_restore_register_list; in gfx_v6_0_rlc_init()
2385 adev->gfx.rlc.reg_list_size = in gfx_v6_0_rlc_init()
2388 adev->gfx.rlc.cs_data = si_cs_data; in gfx_v6_0_rlc_init()
2389 src_ptr = adev->gfx.rlc.reg_list; in gfx_v6_0_rlc_init()
2390 dws = adev->gfx.rlc.reg_list_size; in gfx_v6_0_rlc_init()
2391 cs_data = adev->gfx.rlc.cs_data; in gfx_v6_0_rlc_init()
2402 adev->gfx.rlc.clear_state_size = gfx_v6_0_get_csb_size(adev); in gfx_v6_0_rlc_init()
2403 dws = adev->gfx.rlc.clear_state_size + (256 / 4); in gfx_v6_0_rlc_init()
2407 &adev->gfx.rlc.clear_state_obj, in gfx_v6_0_rlc_init()
[all …]
Dgfx_v7_0.c2557 for (sect = adev->gfx.rlc.cs_data; sect->section != NULL; ++sect) { in gfx_v7_0_cp_gfx_start()
3310 adev->gfx.rlc.reg_list = spectre_rlc_save_restore_register_list; in gfx_v7_0_rlc_init()
3311 adev->gfx.rlc.reg_list_size = in gfx_v7_0_rlc_init()
3314 adev->gfx.rlc.reg_list = kalindi_rlc_save_restore_register_list; in gfx_v7_0_rlc_init()
3315 adev->gfx.rlc.reg_list_size = in gfx_v7_0_rlc_init()
3319 adev->gfx.rlc.cs_data = ci_cs_data; in gfx_v7_0_rlc_init()
3320 adev->gfx.rlc.cp_table_size = ALIGN(CP_ME_TABLE_SIZE * 5 * 4, 2048); /* CP JT */ in gfx_v7_0_rlc_init()
3321 adev->gfx.rlc.cp_table_size += 64 * 1024; /* GDS */ in gfx_v7_0_rlc_init()
3323 src_ptr = adev->gfx.rlc.reg_list; in gfx_v7_0_rlc_init()
3324 dws = adev->gfx.rlc.reg_list_size; in gfx_v7_0_rlc_init()
[all …]
Dgfx_v8_0.c946 kfree(adev->gfx.rlc.register_list_format); in gfx_v8_0_free_microcode()
1075 adev->gfx.rlc.save_and_restore_offset = in gfx_v8_0_init_microcode()
1077 adev->gfx.rlc.clear_state_descriptor_offset = in gfx_v8_0_init_microcode()
1079 adev->gfx.rlc.avail_scratch_ram_locations = in gfx_v8_0_init_microcode()
1081 adev->gfx.rlc.reg_restore_list_size = in gfx_v8_0_init_microcode()
1083 adev->gfx.rlc.reg_list_format_start = in gfx_v8_0_init_microcode()
1085 adev->gfx.rlc.reg_list_format_separate_start = in gfx_v8_0_init_microcode()
1087 adev->gfx.rlc.starting_offsets_start = in gfx_v8_0_init_microcode()
1089 adev->gfx.rlc.reg_list_format_size_bytes = in gfx_v8_0_init_microcode()
1091 adev->gfx.rlc.reg_list_size_bytes = in gfx_v8_0_init_microcode()
[all …]
Damdgpu_ucode.c511 ucode->ucode_size = adev->gfx.rlc.save_restore_list_cntl_size_bytes; in amdgpu_ucode_init_single_fw()
512 memcpy(ucode->kaddr, adev->gfx.rlc.save_restore_list_cntl, in amdgpu_ucode_init_single_fw()
515 ucode->ucode_size = adev->gfx.rlc.save_restore_list_gpm_size_bytes; in amdgpu_ucode_init_single_fw()
516 memcpy(ucode->kaddr, adev->gfx.rlc.save_restore_list_gpm, in amdgpu_ucode_init_single_fw()
519 ucode->ucode_size = adev->gfx.rlc.save_restore_list_srm_size_bytes; in amdgpu_ucode_init_single_fw()
520 memcpy(ucode->kaddr, adev->gfx.rlc.save_restore_list_srm, in amdgpu_ucode_init_single_fw()
Damdgpu_ucode.h258 struct rlc_firmware_header_v1_0 rlc; member
Damdgpu_gfx.h259 struct amdgpu_rlc rlc; member
/Linux-v5.4/drivers/gpu/drm/radeon/
Devergreen.c4115 if (rdev->rlc.save_restore_obj) { in sumo_rlc_fini()
4116 r = radeon_bo_reserve(rdev->rlc.save_restore_obj, false); in sumo_rlc_fini()
4119 radeon_bo_unpin(rdev->rlc.save_restore_obj); in sumo_rlc_fini()
4120 radeon_bo_unreserve(rdev->rlc.save_restore_obj); in sumo_rlc_fini()
4122 radeon_bo_unref(&rdev->rlc.save_restore_obj); in sumo_rlc_fini()
4123 rdev->rlc.save_restore_obj = NULL; in sumo_rlc_fini()
4127 if (rdev->rlc.clear_state_obj) { in sumo_rlc_fini()
4128 r = radeon_bo_reserve(rdev->rlc.clear_state_obj, false); in sumo_rlc_fini()
4131 radeon_bo_unpin(rdev->rlc.clear_state_obj); in sumo_rlc_fini()
4132 radeon_bo_unreserve(rdev->rlc.clear_state_obj); in sumo_rlc_fini()
[all …]
Dradeon_ucode.h215 struct rlc_firmware_header_v1_0 rlc; member
Dcik.c5821 static void cik_update_rlc(struct radeon_device *rdev, u32 rlc) in cik_update_rlc() argument
5826 if (tmp != rlc) in cik_update_rlc()
5827 WREG32(RLC_CNTL, rlc); in cik_update_rlc()
6435 if (rdev->rlc.cp_table_ptr == NULL) in cik_init_cp_pg_table()
6439 dst_ptr = rdev->rlc.cp_table_ptr; in cik_init_cp_pg_table()
6631 if (rdev->rlc.cs_data) { in cik_init_gfx_cgpg()
6633 WREG32(RLC_GPM_SCRATCH_DATA, upper_32_bits(rdev->rlc.clear_state_gpu_addr)); in cik_init_gfx_cgpg()
6634 WREG32(RLC_GPM_SCRATCH_DATA, lower_32_bits(rdev->rlc.clear_state_gpu_addr)); in cik_init_gfx_cgpg()
6635 WREG32(RLC_GPM_SCRATCH_DATA, rdev->rlc.clear_state_size); in cik_init_gfx_cgpg()
6641 if (rdev->rlc.reg_list) { in cik_init_gfx_cgpg()
[all …]
Dsi.c5221 static void si_update_rlc(struct radeon_device *rdev, u32 rlc) in si_update_rlc() argument
5226 if (tmp != rlc) in si_update_rlc()
5227 WREG32(RLC_CNTL, rlc); in si_update_rlc()
5283 WREG32(RLC_SAVE_AND_RESTORE_BASE, rdev->rlc.save_restore_gpu_addr >> 8); in si_init_gfx_cgpg()
5289 WREG32(RLC_CLEAR_STATE_RESTORE_BASE, rdev->rlc.clear_state_gpu_addr >> 8); in si_init_gfx_cgpg()
5689 if (rdev->rlc.cs_data == NULL) in si_get_csb_size()
5697 for (sect = rdev->rlc.cs_data; sect->section != NULL; ++sect) { in si_get_csb_size()
5721 if (rdev->rlc.cs_data == NULL) in si_get_csb_buffer()
5733 for (sect = rdev->rlc.cs_data; sect->section != NULL; ++sect) { in si_get_csb_buffer()
5785 WREG32(RLC_SAVE_AND_RESTORE_BASE, rdev->rlc.save_restore_gpu_addr >> 8); in si_init_pg()
[all …]
Dni.c2190 rdev->rlc.reg_list = tn_rlc_save_restore_register_list; in cayman_startup()
2191 rdev->rlc.reg_list_size = in cayman_startup()
2193 rdev->rlc.cs_data = cayman_cs_data; in cayman_startup()
Dradeon.h2409 struct radeon_rlc rlc; member
/Linux-v5.4/arch/arc/lib/
Dstrcmp.S77 rlc r0,0 ; r0 := r2 > r3 ? 1 : 0
/Linux-v5.4/drivers/media/platform/vicodec/
Dcodec-fwht.c54 rlc(const s16 *in, __be16 *output, int blocktype) in rlc() function
731 size = rlc(cf->coeffs, *rlco, blocktype); in encode_plane()
/Linux-v5.4/drivers/gpu/drm/amd/powerplay/
Damdgpu_smu.c1364 adev->gfx.rlc.funcs->stop) in smu_suspend()
1365 adev->gfx.rlc.funcs->stop(adev); in smu_suspend()