Home
last modified time | relevance | path

Searched refs:regofs (Results 1 – 8 of 8) sorted by relevance

/Linux-v5.4/drivers/clk/mediatek/
Dreset.c18 int regofs; member
26 unsigned int reg = data->regofs + ((id / 32) << 4); in mtk_reset_assert_set_clr()
35 unsigned int reg = data->regofs + ((id / 32) << 4) + 0x4; in mtk_reset_deassert_set_clr()
45 return regmap_update_bits(data->regmap, data->regofs + ((id / 32) << 2), in mtk_reset_assert()
54 return regmap_update_bits(data->regmap, data->regofs + ((id / 32) << 2), in mtk_reset_deassert()
94 unsigned int num_regs, int regofs, in mtk_register_reset_controller_common() argument
113 data->regofs = regofs; in mtk_register_reset_controller_common()
128 unsigned int num_regs, int regofs) in mtk_register_reset_controller() argument
130 mtk_register_reset_controller_common(np, num_regs, regofs, in mtk_register_reset_controller()
135 unsigned int num_regs, int regofs) in mtk_register_reset_controller_set_clr() argument
[all …]
Dclk-mtk.h246 unsigned int num_regs, int regofs);
249 unsigned int num_regs, int regofs);
/Linux-v5.4/drivers/clk/sirf/
Dclk-common.c35 unsigned short regofs; /* register offset */ member
43 unsigned short regofs; /* register offset */ member
78 u32 regcfg2 = clk->regofs + SIRFSOC_CLKC_PLL1_CFG2 - in pll_clk_recalc_rate()
86 u32 cfg0 = clkc_readl(clk->regofs); in pll_clk_recalc_rate()
150 clkc_writel(reg, clk->regofs); in pll_clk_set_rate()
152 reg = clk->regofs + SIRFSOC_CLKC_PLL1_CFG1 - SIRFSOC_CLKC_PLL1_CFG0; in pll_clk_set_rate()
155 reg = clk->regofs + SIRFSOC_CLKC_PLL1_CFG2 - SIRFSOC_CLKC_PLL1_CFG0; in pll_clk_set_rate()
218 .regofs = SIRFSOC_CLKC_PLL1_CFG0,
225 .regofs = SIRFSOC_CLKC_PLL2_CFG0,
232 .regofs = SIRFSOC_CLKC_PLL3_CFG0,
[all …]
Dclk-atlas6.c21 .regofs = SIRFSOC_CLKC_MMC01_CFG,
29 .regofs = SIRFSOC_CLKC_MMC23_CFG,
37 .regofs = SIRFSOC_CLKC_MMC45_CFG,
52 .regofs = SIRFSOC_CLKC_NAND_CFG,
Dclk-atlas7.c215 u16 regofs; /* register offset */ member
234 u16 regofs; member
273 u32 regofs; member
358 u32 regctrl0 = clkc_readl(clk->regofs + SIRFSOC_CLKC_MEMPLL_AB_CTRL0 - in pll_clk_recalc_rate()
360 u32 regfreq = clkc_readl(clk->regofs); in pll_clk_recalc_rate()
361 u32 regssc = clkc_readl(clk->regofs + SIRFSOC_CLKC_MEMPLL_AB_SSC - in pll_clk_recalc_rate()
402 .regofs = SIRFSOC_CLKC_CPUPLL_AB_FREQ,
416 .regofs = SIRFSOC_CLKC_MEMPLL_AB_FREQ,
430 .regofs = SIRFSOC_CLKC_SYS0PLL_AB_FREQ,
444 .regofs = SIRFSOC_CLKC_SYS1PLL_AB_FREQ,
[all …]
Dclk-prima2.c21 .regofs = SIRFSOC_CLKC_MMC_CFG,
29 .regofs = SIRFSOC_CLKC_MMC_CFG,
37 .regofs = SIRFSOC_CLKC_MMC_CFG,
/Linux-v5.4/arch/mips/include/asm/mach-au1x00/
Dau1000.h601 static inline unsigned long alchemy_rdsys(int regofs) in alchemy_rdsys() argument
605 return __raw_readl(b + regofs); in alchemy_rdsys()
608 static inline void alchemy_wrsys(unsigned long v, int regofs) in alchemy_wrsys() argument
612 __raw_writel(v, b + regofs); in alchemy_wrsys()
617 static inline unsigned long alchemy_rdsmem(int regofs) in alchemy_rdsmem() argument
621 return __raw_readl(b + regofs); in alchemy_rdsmem()
624 static inline void alchemy_wrsmem(unsigned long v, int regofs) in alchemy_wrsmem() argument
628 __raw_writel(v, b + regofs); in alchemy_wrsmem()
/Linux-v5.4/drivers/video/fbdev/
Dcirrusfb.c2410 unsigned long regofs = 0; in WGen() local
2417 regofs = 0xfff; in WGen()
2420 vga_w(cinfo->regbase, regofs + regnum, val); in WGen()
2426 unsigned long regofs = 0; in RGen() local
2433 regofs = 0xfff; in RGen()
2436 return vga_r(cinfo->regbase, regofs + regnum); in RGen()