Home
last modified time | relevance | path

Searched refs:reg_set (Results 1 – 25 of 26) sorted by relevance

12

/Linux-v5.4/drivers/scsi/mvsas/
Dmv_sas.h64 #define SATA_RECEIVED_FIS_LIST(reg_set) \ argument
65 ((void *) mvi->rx_fis + mvi->chip->fis_offs + 0x100 * reg_set)
66 #define SATA_RECEIVED_SDB_FIS(reg_set) \ argument
67 (SATA_RECEIVED_FIS_LIST(reg_set) + 0x58)
68 #define SATA_RECEIVED_D2H_FIS(reg_set) \ argument
69 (SATA_RECEIVED_FIS_LIST(reg_set) + 0x40)
70 #define SATA_RECEIVED_PIO_FIS(reg_set) \ argument
71 (SATA_RECEIVED_FIS_LIST(reg_set) + 0x20)
72 #define SATA_RECEIVED_DMA_FIS(reg_set) \ argument
73 (SATA_RECEIVED_FIS_LIST(reg_set) + 0x00)
[all …]
Dmv_94xx.c667 mvs_94xx_clear_srs_irq(struct mvs_info *mvi, u8 reg_set, u8 clear_all) in mvs_94xx_clear_srs_irq() argument
684 if (reg_set > 31) in mvs_94xx_clear_srs_irq()
689 if (tmp & (1 << (reg_set % 32))) { in mvs_94xx_clear_srs_irq()
690 mv_dprintk("register set 0x%x was stopped.\n", reg_set); in mvs_94xx_clear_srs_irq()
691 if (reg_set > 31) in mvs_94xx_clear_srs_irq()
692 mw32(MVS_INT_STAT_SRS_1, 1 << (reg_set % 32)); in mvs_94xx_clear_srs_irq()
694 mw32(MVS_INT_STAT_SRS_0, 1 << (reg_set % 32)); in mvs_94xx_clear_srs_irq()
744 u8 reg_set = *tfs; in mvs_94xx_free_reg_set() local
749 mvi->sata_reg_set &= ~bit(reg_set); in mvs_94xx_free_reg_set()
750 if (reg_set < 32) in mvs_94xx_free_reg_set()
[all …]
Dmv_64xx.c124 mvs_64xx_clear_srs_irq(struct mvs_info *mvi, u8 reg_set, u8 clear_all) in mvs_64xx_clear_srs_irq() argument
136 if (tmp & (1 << (reg_set % 32))) { in mvs_64xx_clear_srs_irq()
138 reg_set); in mvs_64xx_clear_srs_irq()
139 mw32(MVS_INT_STAT_SRS_0, 1 << (reg_set % 32)); in mvs_64xx_clear_srs_irq()
Dmv_sas.c120 u8 reg_set) in mvs_find_dev_by_reg_set() argument
127 if (mvi->devices[dev_no].taskfileset == reg_set) in mvs_find_dev_by_reg_set()
/Linux-v5.4/drivers/media/i2c/
Drj54n1cb0c.c464 static int reg_set(struct i2c_client *client, const u16 reg, in reg_set() function
506 return reg_set(client, RJ54N1_STILL_CONTROL, (!enable) << 7, 0x80); in rj54n1_s_stream()
895 ret = reg_set(client, RJ54N1_OCLK_DSP, 1, 1); in rj54n1_set_clock()
1035 ret = reg_set(client, RJ54N1_BYTE_SWAP, 8, 8); in rj54n1_set_fmt()
1040 ret = reg_set(client, RJ54N1_BYTE_SWAP, 0, 8); in rj54n1_set_fmt()
1045 ret = reg_set(client, RJ54N1_BYTE_SWAP, 8, 8); in rj54n1_set_fmt()
1050 ret = reg_set(client, RJ54N1_BYTE_SWAP, 0, 8); in rj54n1_set_fmt()
1055 ret = reg_set(client, RJ54N1_BYTE_SWAP, 8, 8); in rj54n1_set_fmt()
1062 ret = reg_set(client, RJ54N1_BYTE_SWAP, 8, 8); in rj54n1_set_fmt()
1069 ret = reg_set(client, RJ54N1_BYTE_SWAP, 0, 8); in rj54n1_set_fmt()
[all …]
Dak881x.c46 static int reg_set(struct i2c_client *client, const u8 reg, in reg_set() function
172 reg_set(client, AK881X_VIDEO_PROCESS1, vp1, 0xf); in ak881x_s_std_output()
Dmt9m111.c141 #define reg_set(reg, val) mt9m111_reg_set(client, MT9M111_##reg, (val)) macro
441 ret = reg_set(RESET, MT9M111_RESET_RESET_MODE); in mt9m111_reset()
443 ret = reg_set(RESET, MT9M111_RESET_RESET_SOC); in mt9m111_reset()
835 return reg_set(OPER_MODE_CTRL, MT9M111_OPMODE_AUTOEXPO_EN); in mt9m111_set_autoexposure()
844 return reg_set(OPER_MODE_CTRL, MT9M111_OPMODE_AUTOWHITEBAL_EN); in mt9m111_set_autowhitebalance()
924 ret = reg_set(RESET, MT9M111_RESET_RESET_MODE); in mt9m111_suspend()
926 ret = reg_set(RESET, MT9M111_RESET_RESET_SOC | in mt9m111_suspend()
Dmt9m001.c126 static int reg_set(struct i2c_client *client, const u8 reg, in reg_set() function
519 ret = reg_set(client, MT9M001_READ_OPTIONS2, 0x8000); in mt9m001_s_ctrl()
/Linux-v5.4/drivers/gpio/
Dgpio-mmio.c138 return !!(gc->read_reg(gc->reg_set) & pinmask); in bgpio_get_set()
160 *bits |= gc->read_reg(gc->reg_set) & set_mask; in bgpio_get_set_multiple()
243 gc->write_reg(gc->reg_set, mask); in bgpio_set_with_clear()
260 gc->write_reg(gc->reg_set, gc->bgpio_data); in bgpio_set_set()
316 bgpio_set_multiple_single_reg(gc, mask, bits, gc->reg_set); in bgpio_set_multiple_set()
328 gc->write_reg(gc->reg_set, set_mask); in bgpio_set_multiple_with_clear()
486 gc->reg_set = set; in bgpio_setup_io()
491 gc->reg_set = set; in bgpio_setup_io()
619 gc->bgpio_data = gc->read_reg(gc->reg_set); in bgpio_init()
/Linux-v5.4/drivers/leds/
Dleds-tca6507.c166 int reg_set; /* One bit per register where member
284 tca->reg_set |= (1 << bit); in set_select()
305 tca->reg_set |= 1 << reg; in set_code()
366 set = tca->reg_set; in tca6507_work()
368 tca->reg_set = 0; in tca6507_work()
552 if (tca->reg_set) in led_assign()
620 if (tca->reg_set) in tca6507_gpio_set_value()
806 tca->reg_set = 0x7f; in tca6507_probe()
/Linux-v5.4/drivers/scsi/megaraid/
Dmegaraid_sas_fusion.c122 (instance, instance->reg_set)) in megasas_adp_reset_wait_for_ready()
183 regs = instance->reg_set; in megasas_enable_intr_fusion()
206 regs = instance->reg_set; in megasas_disable_intr_fusion()
220 regs = instance->reg_set; in megasas_clear_intr_fusion()
279 writeq(req_data, &instance->reg_set->inbound_low_queue_port); in megasas_write_64bit_req_desc()
284 &instance->reg_set->inbound_low_queue_port); in megasas_write_64bit_req_desc()
286 &instance->reg_set->inbound_high_queue_port); in megasas_write_64bit_req_desc()
305 &instance->reg_set->inbound_single_queue_port); in megasas_fire_cmd_fusion()
331 &instance->reg_set->outbound_scratch_pad_2) & 0x00FFFF; in megasas_fusion_update_can_queue()
1057 (instance, &instance->reg_set->outbound_scratch_pad_1); in megasas_ioc_init_fusion()
[all …]
Dmegaraid_sas_base.c217 struct megasas_register_set __iomem *reg_set);
295 cmd->frame_phys_addr, 0, instance->reg_set); in megasas_issue_dcmd()
444 regs = instance->reg_set; in megasas_enable_intr_xscale()
461 regs = instance->reg_set; in megasas_disable_intr_xscale()
474 return readl(&instance->reg_set->outbound_msg_0); in megasas_read_fw_status_reg_xscale()
486 regs = instance->reg_set; in megasas_clear_intr_xscale()
621 regs = instance->reg_set; in megasas_enable_intr_ppc()
640 regs = instance->reg_set; in megasas_disable_intr_ppc()
653 return readl(&instance->reg_set->outbound_scratch_pad_0); in megasas_read_fw_status_reg_ppc()
665 regs = instance->reg_set; in megasas_clear_intr_ppc()
[all …]
/Linux-v5.4/drivers/staging/media/soc_camera/
Dsoc_mt9v022.c180 static int reg_set(struct i2c_client *client, const u8 reg, in reg_set() function
220 ret = reg_set(client, MT9V022_AEC_AGC_ENABLE, 0x3); in mt9v022_init()
265 if (reg_set(client, MT9V022_REG32, 0x204)) in mt9v022_s_stream()
578 data = reg_set(client, MT9V022_READ_MODE, 0x10); in mt9v022_s_ctrl()
586 data = reg_set(client, MT9V022_READ_MODE, 0x20); in mt9v022_s_ctrl()
594 if (reg_set(client, MT9V022_AEC_AGC_ENABLE, 0x2) < 0) in mt9v022_s_ctrl()
622 data = reg_set(client, MT9V022_AEC_AGC_ENABLE, 0x1); in mt9v022_s_ctrl()
Dmt9t031.c98 static int reg_set(struct i2c_client *client, const u8 reg, in reg_set() function
167 ret = reg_set(client, MT9T031_OUTPUT_CONTROL, 2); in mt9t031_s_stream()
240 ret = reg_set(client, MT9T031_OUTPUT_CONTROL, 1); in mt9t031_set_params()
468 data = reg_set(client, MT9T031_READ_MODE_2, 0x8000); in mt9t031_s_ctrl()
476 data = reg_set(client, MT9T031_READ_MODE_2, 0x4000); in mt9t031_s_ctrl()
721 return reg_set(client, MT9T031_PIXEL_CLOCK_CONTROL, 0x8000); in mt9t031_s_mbus_config()
/Linux-v5.4/drivers/gpu/drm/i2c/
Dtda998x_drv.c686 reg_set(struct tda998x_priv *priv, u16 reg, u8 val) in reg_set() function
715 reg_set(priv, REG_MAIN_CNTRL0, MAIN_CNTRL0_SR); in tda998x_reset()
842 reg_set(priv, REG_DIP_IF_FLAGS, bit); in tda998x_write_if()
993 reg_set(priv, REG_SOFTRESET, SOFTRESET_AUDIO); in tda998x_audio_mute()
995 reg_set(priv, REG_AIP_CNTRL_0, AIP_CNTRL_0_RST_FIFO); in tda998x_audio_mute()
1040 reg_set(priv, REG_AIP_CNTRL_0, AIP_CNTRL_0_RST_CTS); in tda998x_configure_audio()
1296 reg_set(priv, REG_TX4, TX4_PD_RAM); in tda998x_connector_get_modes()
1533 reg_set(priv, REG_AIP_CNTRL_0, AIP_CNTRL_0_RST_FIFO); in tda998x_bridge_mode_set()
1543 reg_set(priv, REG_FEAT_POWERDOWN, FEAT_POWERDOWN_PREFILT); in tda998x_bridge_mode_set()
1576 reg_set(priv, REG_FEAT_POWERDOWN, FEAT_POWERDOWN_CSC); in tda998x_bridge_mode_set()
[all …]
/Linux-v5.4/drivers/pinctrl/mediatek/
Dpinctrl-mtk-common.c231 unsigned int reg_pupd, reg_set, reg_rst; in mtk_pctrl_spec_pull_set_samereg() local
247 reg_set = spec_pupd_pin->offset + align; in mtk_pctrl_spec_pull_set_samereg()
253 reg_pupd = reg_set; in mtk_pctrl_spec_pull_set_samereg()
267 regmap_write(regmap, reg_set, bit_r0); in mtk_pctrl_spec_pull_set_samereg()
272 regmap_write(regmap, reg_set, bit_r1); in mtk_pctrl_spec_pull_set_samereg()
275 regmap_write(regmap, reg_set, bit_r0); in mtk_pctrl_spec_pull_set_samereg()
276 regmap_write(regmap, reg_set, bit_r1); in mtk_pctrl_spec_pull_set_samereg()
/Linux-v5.4/drivers/gpu/drm/stm/
Dltdc.c252 static inline void reg_set(void __iomem *base, u32 reg, u32 mask) in reg_set() function
434 reg_set(ldev->regs, LTDC_IER, IER_RRIE | IER_FUIE | IER_TERRIE); in ltdc_crtc_atomic_enable()
437 reg_set(ldev->regs, LTDC_SRCR, SRCR_VBR); in ltdc_crtc_atomic_enable()
440 reg_set(ldev->regs, LTDC_GCR, GCR_LTDCEN); in ltdc_crtc_atomic_enable()
462 reg_set(ldev->regs, LTDC_SRCR, SRCR_IMR); in ltdc_crtc_atomic_disable()
630 reg_set(ldev->regs, LTDC_SRCR, SRCR_VBR); in ltdc_crtc_atomic_flush()
658 reg_set(ldev->regs, LTDC_IER, IER_LIE); in ltdc_crtc_enable_vblank()
/Linux-v5.4/arch/ia64/include/uapi/asm/
Dperfmon.h87 unsigned short reg_set; /* event set for this register */ member
/Linux-v5.4/drivers/pci/controller/
Dpci-xgene-msi.c144 u32 reg_set = hwirq_to_reg_set(data->hwirq); in xgene_compose_msi_msg() local
146 u64 target_addr = msi->msi_addr + (((8 * group) + reg_set) << 16); in xgene_compose_msi_msg()
/Linux-v5.4/drivers/media/platform/stm32/
Dstm32-dcmi.c193 static inline void reg_set(void __iomem *base, u32 reg, u32 mask) in reg_set() function
378 reg_set(dcmi->regs, DCMI_CR, CR_CAPTURE); in dcmi_start_capture()
402 reg_set(dcmi->regs, DCMI_CR, CR_CROP); in dcmi_set_crop()
485 reg_set(dcmi->regs, DCMI_ICR, IT_FRAME | IT_OVR | IT_ERR); in dcmi_irq_callback()
788 reg_set(dcmi->regs, DCMI_CR, CR_CM);/* Snapshot mode */ in dcmi_start_streaming()
791 reg_set(dcmi->regs, DCMI_CR, CR_ENABLE); in dcmi_start_streaming()
826 reg_set(dcmi->regs, DCMI_IER, IT_FRAME | IT_OVR | IT_ERR); in dcmi_start_streaming()
828 reg_set(dcmi->regs, DCMI_IER, IT_OVR | IT_ERR); in dcmi_start_streaming()
/Linux-v5.4/arch/arm/net/
Dbpf_jit_32.c1253 u16 reg_set = 0; in emit_push_r64() local
1257 reg_set = (1 << rt[1]) | (1 << rt[0]); in emit_push_r64()
1258 emit(ARM_PUSH(reg_set), ctx); in emit_push_r64()
1273 u16 reg_set = CALLEE_PUSH_MASK | 1 << ARM_IP | 1 << ARM_PC; in build_prologue() local
1275 emit(ARM_PUSH(reg_set), ctx); in build_prologue()
1311 u16 reg_set = CALLEE_POP_MASK | 1 << ARM_SP; in build_epilogue() local
1312 emit(ARM_SUB_I(ARM_SP, ARM_FP, hweight16(reg_set) * 4), ctx); in build_epilogue()
1313 emit(ARM_LDM(ARM_SP, reg_set), ctx); in build_epilogue()
/Linux-v5.4/drivers/gpu/drm/i915/
Dintel_uncore.c89 #define fw_set(d, val) writel(_MASKED_BIT_ENABLE((val)), (d)->reg_set)
90 #define fw_clear(d, val) writel(_MASKED_BIT_DISABLE((val)), (d)->reg_set)
1359 i915_reg_t reg_set, in __fw_domain_init() argument
1374 WARN_ON(!i915_mmio_reg_valid(reg_set)); in __fw_domain_init()
1379 d->reg_set = uncore->regs + i915_mmio_reg_offset(reg_set); in __fw_domain_init()
Dintel_uncore.h143 u32 __iomem *reg_set; member
/Linux-v5.4/drivers/net/ethernet/broadcom/bnx2x/
Dbnx2x_link.c3630 static struct bnx2x_reg_set reg_set[] = { in bnx2x_warpcore_enable_AN_KR2() local
3654 for (i = 0; i < ARRAY_SIZE(reg_set); i++) in bnx2x_warpcore_enable_AN_KR2()
3655 bnx2x_cl45_write(bp, phy, reg_set[i].devad, reg_set[i].reg, in bnx2x_warpcore_enable_AN_KR2()
3656 reg_set[i].val); in bnx2x_warpcore_enable_AN_KR2()
3669 static struct bnx2x_reg_set reg_set[] = { in bnx2x_disable_kr2() local
3689 for (i = 0; i < ARRAY_SIZE(reg_set); i++) in bnx2x_disable_kr2()
3690 bnx2x_cl45_write(bp, phy, reg_set[i].devad, reg_set[i].reg, in bnx2x_disable_kr2()
3691 reg_set[i].val); in bnx2x_disable_kr2()
3731 static struct bnx2x_reg_set reg_set[] = { in bnx2x_warpcore_enable_AN_KR() local
3743 for (i = 0; i < ARRAY_SIZE(reg_set); i++) in bnx2x_warpcore_enable_AN_KR()
[all …]
/Linux-v5.4/include/linux/gpio/
Ddriver.h389 void __iomem *reg_set; member

12