/Linux-v5.4/arch/x86/oprofile/ |
D | op_model_amd.c | 142 rdmsrl(MSR_AMD64_IBSFETCHCTL, ctl); in op_amd_handle_ibs() 144 rdmsrl(MSR_AMD64_IBSFETCHLINAD, val); in op_amd_handle_ibs() 149 rdmsrl(MSR_AMD64_IBSFETCHPHYSAD, val); in op_amd_handle_ibs() 161 rdmsrl(MSR_AMD64_IBSOPCTL, ctl); in op_amd_handle_ibs() 163 rdmsrl(MSR_AMD64_IBSOPRIP, val); in op_amd_handle_ibs() 167 rdmsrl(MSR_AMD64_IBSOPDATA, val); in op_amd_handle_ibs() 169 rdmsrl(MSR_AMD64_IBSOPDATA2, val); in op_amd_handle_ibs() 171 rdmsrl(MSR_AMD64_IBSOPDATA3, val); in op_amd_handle_ibs() 173 rdmsrl(MSR_AMD64_IBSDCLINAD, val); in op_amd_handle_ibs() 175 rdmsrl(MSR_AMD64_IBSDCPHYSAD, val); in op_amd_handle_ibs() [all …]
|
D | op_model_ppro.c | 99 rdmsrl(msrs->controls[i].addr, val); in ppro_setup_ctrs() 116 rdmsrl(msrs->controls[i].addr, val); in ppro_setup_ctrs() 136 rdmsrl(msrs->counters[i].addr, val); in ppro_check_ctrs() 165 rdmsrl(msrs->controls[i].addr, val); in ppro_start() 181 rdmsrl(msrs->controls[i].addr, val); in ppro_stop()
|
/Linux-v5.4/arch/x86/kernel/cpu/mce/ |
D | intel.c | 92 rdmsrl(MSR_IA32_MCG_CAP, cap); in cmci_supported() 104 rdmsrl(MSR_IA32_MCG_CAP, tmp); in lmce_supported() 119 rdmsrl(MSR_IA32_FEATURE_CONTROL, tmp); in lmce_supported() 161 rdmsrl(MSR_IA32_MCx_CTL2(bank), val); in cmci_toggle_interrupt_mode() 283 rdmsrl(MSR_IA32_MCx_CTL2(i), val); in cmci_discover() 307 rdmsrl(MSR_IA32_MCx_CTL2(i), val); in cmci_discover() 359 rdmsrl(MSR_IA32_MCx_CTL2(bank), val); in __cmci_disable_bank() 452 rdmsrl(MSR_IA32_MCG_EXT_CTL, val); in intel_init_lmce() 465 rdmsrl(MSR_IA32_MCG_EXT_CTL, val); in intel_clear_lmce()
|
/Linux-v5.4/arch/x86/include/asm/ |
D | mshyperv.h | 20 #define hv_get_simp(val) rdmsrl(HV_X64_MSR_SIMP, val) 23 #define hv_get_siefp(val) rdmsrl(HV_X64_MSR_SIEFP, val) 26 #define hv_get_synic_state(val) rdmsrl(HV_X64_MSR_SCONTROL, val) 29 #define hv_get_vp_index(index) rdmsrl(HV_X64_MSR_VP_INDEX, index) 34 rdmsrl(HV_X64_MSR_SINT0 + int_num, val) 39 rdmsrl(HV_X64_MSR_CRASH_CTL, val) 42 rdmsrl(HV_X64_MSR_TIME_REF_COUNT, val) 45 rdmsrl(HV_X64_MSR_REFERENCE_TSC, val)
|
D | fsgsbase.h | 28 rdmsrl(MSR_FS_BASE, fsbase); in x86_fsbase_read_cpu() 37 rdmsrl(MSR_KERNEL_GS_BASE, gsbase); in x86_gsbase_read_cpu_inactive()
|
/Linux-v5.4/arch/x86/hyperv/ |
D | hv_init.c | 108 rdmsrl(HV_X64_MSR_TSC_EMULATION_STATUS, *(u64 *)&emu_status); in hv_reenlightenment_notify() 121 rdmsrl(HV_X64_MSR_TSC_EMULATION_STATUS, *(u64 *)&emu_status); in hyperv_stop_tsc_emulation() 125 rdmsrl(HV_X64_MSR_TSC_FREQUENCY, freq); in hyperv_stop_tsc_emulation() 183 rdmsrl(HV_X64_MSR_REENLIGHTENMENT_CONTROL, *(u64 *)&re_ctrl); in clear_hv_tscchange_cb() 212 rdmsrl(HV_X64_MSR_REENLIGHTENMENT_CONTROL, *((u64 *)&re_ctrl)); in hv_cpu_die() 309 rdmsrl(HV_X64_MSR_HYPERCALL, hypercall_msr.as_uint64); in hyperv_init() 371 rdmsrl(HV_X64_MSR_GUEST_OS_ID, guest_id); in hyperv_report_panic() 429 rdmsrl(HV_X64_MSR_HYPERCALL, hypercall_msr.as_uint64); in hv_is_hyperv_initialized()
|
/Linux-v5.4/arch/x86/platform/olpc/ |
D | olpc-xo1-rtc.c | 67 rdmsrl(MSR_RTC_DOMA_OFFSET, rtc_info.rtc_day_alarm); in xo1_rtc_init() 68 rdmsrl(MSR_RTC_MONA_OFFSET, rtc_info.rtc_mon_alarm); in xo1_rtc_init() 69 rdmsrl(MSR_RTC_CEN_OFFSET, rtc_info.rtc_century); in xo1_rtc_init()
|
/Linux-v5.4/arch/x86/events/amd/ |
D | power.c | 55 rdmsrl(MSR_F15H_CU_PWR_ACCUMULATOR, new_pwr_acc); in event_update() 56 rdmsrl(MSR_F15H_PTSC, new_ptsc); in event_update() 82 rdmsrl(MSR_F15H_PTSC, event->hw.ptsc); in __pmu_event_start() 83 rdmsrl(MSR_F15H_CU_PWR_ACCUMULATOR, event->hw.pwr_acc); in __pmu_event_start()
|
D | ibs.c | 358 rdmsrl(event->hw.config_base, *config); in perf_ibs_event_update() 433 rdmsrl(hwc->config_base, config); in perf_ibs_stop() 602 rdmsrl(msr, *buf); in perf_ibs_handle_irq() 623 rdmsrl(msr + offset, *buf++); in perf_ibs_handle_irq() 636 rdmsrl(MSR_AMD64_IBSBRTARGET, *buf++); in perf_ibs_handle_irq() 640 rdmsrl(MSR_AMD64_IBSOPDATA4, *buf++); in perf_ibs_handle_irq() 805 rdmsrl(MSR_AMD64_IBSCTL, val); in ibs_eilvt_valid() 920 rdmsrl(MSR_AMD64_IBSCTL, val); in get_ibs_lvt_offset()
|
/Linux-v5.4/drivers/video/fbdev/geode/ |
D | video_gx.c | 145 rdmsrl(MSR_GLCP_SYS_RSTPLL, sys_rstpll); in gx_set_dclk_frequency() 146 rdmsrl(MSR_GLCP_DOTPLL, dotpll); in gx_set_dclk_frequency() 170 rdmsrl(MSR_GLCP_DOTPLL, dotpll); in gx_set_dclk_frequency() 183 rdmsrl(MSR_GX_MSR_PADSEL, val); in gx_configure_tft()
|
D | suspend_gx.c | 26 rdmsrl(MSR_GX_MSR_PADSEL, par->msr.padsel); in gx_save_regs() 27 rdmsrl(MSR_GLCP_DOTPLL, par->msr.dotpll); in gx_save_regs() 48 rdmsrl(MSR_GLCP_DOTPLL, dotpll_lo); in gx_set_dotpll() 55 rdmsrl(MSR_GLCP_DOTPLL, dotpll_lo); in gx_set_dotpll()
|
/Linux-v5.4/drivers/platform/x86/intel_speed_select_if/ |
D | isst_if_mbox_msr.c | 44 rdmsrl(MSR_OS_MAILBOX_INTERFACE, data); in isst_if_send_mbox_cmd() 69 rdmsrl(MSR_OS_MAILBOX_INTERFACE, data); in isst_if_send_mbox_cmd() 79 rdmsrl(MSR_OS_MAILBOX_DATA, data); in isst_if_send_mbox_cmd()
|
/Linux-v5.4/arch/x86/kernel/cpu/ |
D | tsx.c | 23 rdmsrl(MSR_IA32_TSX_CTRL, tsx); in tsx_disable() 43 rdmsrl(MSR_IA32_TSX_CTRL, tsx); in tsx_enable()
|
D | amd.c | 372 rdmsrl(MSR_FAM10H_NODE_ID, value); in amd_get_topology() 520 rdmsrl(MSR_K7_HWCR, val); in bsp_init_amd() 552 rdmsrl(MSR_FAM10H_NODE_ID, value); in bsp_init_amd() 597 rdmsrl(MSR_K8_SYSCFG, msr); in early_detect_mem_encrypt() 611 rdmsrl(MSR_K7_HWCR, msr); in early_detect_mem_encrypt() 712 rdmsrl(0xc0011005, value); in early_init_amd() 1119 rdmsrl(MSR_AMD64_OSVW_ID_LENGTH, osvw_len); in cpu_has_amd_erratum() 1123 rdmsrl(MSR_AMD64_OSVW_STATUS + (osvw_id >> 6), in cpu_has_amd_erratum()
|
D | aperfmperf.c | 47 rdmsrl(MSR_IA32_APERF, aperf); in aperfmperf_snapshot_khz() 48 rdmsrl(MSR_IA32_MPERF, mperf); in aperfmperf_snapshot_khz()
|
D | intel_epb.c | 65 rdmsrl(MSR_IA32_ENERGY_PERF_BIAS, epb); in intel_epb_save() 80 rdmsrl(MSR_IA32_ENERGY_PERF_BIAS, epb); in intel_epb_restore()
|
D | hygon.c | 99 rdmsrl(MSR_FAM10H_NODE_ID, value); in hygon_get_topology() 226 rdmsrl(MSR_K7_HWCR, val); in bsp_init_hygon() 242 rdmsrl(MSR_FAM10H_NODE_ID, value); in bsp_init_hygon()
|
/Linux-v5.4/arch/x86/kernel/ |
D | mmconf-fam10h_64.c | 99 rdmsrl(address, val); in get_fam10h_pci_mmconf_base() 107 rdmsrl(address, val); in get_fam10h_pci_mmconf_base() 179 rdmsrl(address, val); in fam10h_check_enable_mmcfg()
|
D | tsc_sync.c | 66 rdmsrl(MSR_IA32_TSC_ADJUST, curval); in tsc_verify_tsc_adjust() 126 rdmsrl(MSR_IA32_TSC_ADJUST, bootval); in tsc_store_and_check_tsc_adjust() 148 rdmsrl(MSR_IA32_TSC_ADJUST, bootval); in tsc_store_and_check_tsc_adjust()
|
/Linux-v5.4/arch/x86/pci/ |
D | amd_bus.c | 197 rdmsrl(address, val); in early_root_info_init() 288 rdmsrl(address, val); in early_root_info_init() 293 rdmsrl(address, val); in early_root_info_init() 336 rdmsrl(MSR_AMD64_NB_CFG, reg); in amd_bus_cpu_online()
|
/Linux-v5.4/arch/x86/power/ |
D | cpu.c | 111 rdmsrl(MSR_FS_BASE, ctxt->fs_base); in __save_processor_state() 112 rdmsrl(MSR_GS_BASE, ctxt->kernelmode_gs_base); in __save_processor_state() 113 rdmsrl(MSR_KERNEL_GS_BASE, ctxt->usermode_gs_base); in __save_processor_state() 116 rdmsrl(MSR_EFER, ctxt->efer); in __save_processor_state()
|
/Linux-v5.4/arch/x86/kernel/apic/ |
D | apic_numachip.c | 34 rdmsrl(MSR_FAM10H_NODE_ID, value); in numachip1_get_apic_id() 50 rdmsrl(MSR_FAM10H_MMIO_CONF_BASE, mcfg); in numachip2_get_apic_id() 179 rdmsrl(MSR_FAM10H_NODE_ID, val); in fixup_cpu_id()
|
/Linux-v5.4/arch/x86/events/intel/ |
D | knc.c | 162 rdmsrl(MSR_KNC_IA32_PERF_GLOBAL_CTRL, val); in knc_pmu_disable_all() 171 rdmsrl(MSR_KNC_IA32_PERF_GLOBAL_CTRL, val); in knc_pmu_enable_all() 203 rdmsrl(MSR_KNC_IA32_PERF_GLOBAL_STATUS, status); in knc_pmu_get_status()
|
/Linux-v5.4/drivers/cpufreq/ |
D | powernow-k7.c | 222 rdmsrl(MSR_K7_FID_VID_CTL, fidvidctl.val); in change_FID() 237 rdmsrl(MSR_K7_FID_VID_CTL, fidvidctl.val); in change_VID() 263 rdmsrl(MSR_K7_FID_VID_STATUS, fidvidstatus.val); in powernow_target() 560 rdmsrl(MSR_K7_FID_VID_STATUS, fidvidstatus.val); in powernow_get() 601 rdmsrl(MSR_K7_FID_VID_STATUS, fidvidstatus.val); in powernow_cpu_init()
|
/Linux-v5.4/drivers/idle/ |
D | intel_idle.c | 959 rdmsrl(MSR_PKG_CST_CONFIG_CONTROL, msr_bits); in auto_demotion_disable() 967 rdmsrl(MSR_IA32_POWER_CTL, msr_bits); in c1e_promotion_disable() 1219 rdmsrl(MSR_PKGC6_IRTL, msr); in bxt_idle_state_table_update() 1226 rdmsrl(MSR_PKGC7_IRTL, msr); in bxt_idle_state_table_update() 1233 rdmsrl(MSR_PKGC8_IRTL, msr); in bxt_idle_state_table_update() 1240 rdmsrl(MSR_PKGC9_IRTL, msr); in bxt_idle_state_table_update() 1247 rdmsrl(MSR_PKGC10_IRTL, msr); in bxt_idle_state_table_update() 1275 rdmsrl(MSR_PKG_CST_CONFIG_CONTROL, msr); in sklh_idle_state_table_update() 1287 rdmsrl(MSR_IA32_FEATURE_CONTROL, msr); in sklh_idle_state_table_update()
|