Home
last modified time | relevance | path

Searched refs:port_clock (Results 1 – 19 of 19) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/i915/display/
Dintel_ddi.c1023 int clock = crtc_state->port_clock; in icl_pll_to_ddi_clk_sel()
1465 dotclock = intel_dotclock_calculate(pipe_config->port_clock, in ddi_dotclock_get()
1468 dotclock = intel_dotclock_calculate(pipe_config->port_clock, in ddi_dotclock_get()
1471 dotclock = pipe_config->port_clock * 24 / pipe_config->pipe_bpp; in ddi_dotclock_get()
1473 dotclock = pipe_config->port_clock; in ddi_dotclock_get()
1506 pipe_config->port_clock = link_clock; in icl_ddi_clock_get()
1555 pipe_config->port_clock = link_clock; in cnl_ddi_clock_get()
1602 pipe_config->port_clock = link_clock; in skl_ddi_clock_get()
1649 pipe_config->port_clock = link_clock * 2; in hsw_ddi_clock_get()
1672 pipe_config->port_clock = in bxt_ddi_clock_get()
[all …]
Dintel_dp.h99 void intel_dp_compute_rate(struct intel_dp *intel_dp, int port_clock,
Dintel_dpll_mgr.c822 hsw_ddi_calculate_wrpll(crtc_state->port_clock * 1000, &r2, &n2, &p); in hsw_ddi_hdmi_get_dpll()
846 int clock = crtc_state->port_clock; in hsw_ddi_dp_get_dpll()
887 if (WARN_ON(crtc_state->port_clock / 2 != 135000)) in hsw_get_dpll()
1374 if (!skl_ddi_calculate_wrpll(crtc_state->port_clock * 1000, in skl_ddi_hdmi_pll_dividers()
1407 switch (crtc_state->port_clock / 2) { in skl_ddi_dp_set_dpll_hw_state()
1762 crtc_state->port_clock, in bxt_ddi_hdmi_pll_dividers()
1783 int clock = crtc_state->port_clock; in bxt_ddi_dp_pll_dividers()
1801 int clock = crtc_state->port_clock; in bxt_ddi_set_dpll_hw_state()
2276 u32 afe_clock = crtc_state->port_clock * 5; in cnl_ddi_calculate_wrpll()
2352 switch (crtc_state->port_clock / 2) { in cnl_ddi_dp_set_dpll_hw_state()
[all …]
Dintel_dpio_phy.c898 if (crtc_state->port_clock > 270000) in chv_phy_pre_encoder_enable()
900 else if (crtc_state->port_clock > 135000) in chv_phy_pre_encoder_enable()
902 else if (crtc_state->port_clock > 67500) in chv_phy_pre_encoder_enable()
904 else if (crtc_state->port_clock > 33750) in chv_phy_pre_encoder_enable()
Dintel_dp.c1750 if (pipe_config->port_clock == divisor[i].clock) { in intel_dp_set_clock()
1818 void intel_dp_compute_rate(struct intel_dp *intel_dp, int port_clock, in intel_dp_compute_rate() argument
1825 intel_dp_rate_select(intel_dp, port_clock); in intel_dp_compute_rate()
1827 *link_bw = drm_dp_link_rate_to_bw_code(port_clock); in intel_dp_compute_rate()
1969 pipe_config->port_clock = link_clock; in intel_dp_compute_link_config_wide()
2028 pipe_config->port_clock = intel_dp->common_rates[limits->max_clock]; in intel_dp_dsc_compute_config()
2043 intel_dp_dsc_get_output_bpp(pipe_config->port_clock, in intel_dp_dsc_compute_config()
2164 pipe_config->lane_count, pipe_config->port_clock, in intel_dp_compute_link_config()
2171 intel_dp_max_data_rate(pipe_config->port_clock, in intel_dp_compute_link_config()
2175 pipe_config->lane_count, pipe_config->port_clock, in intel_dp_compute_link_config()
[all …]
Dintel_hdmi.c1819 dotclock = pipe_config->port_clock * 2 / 3; in intel_hdmi_get_config()
1821 dotclock = pipe_config->port_clock; in intel_hdmi_get_config()
2276 config->port_clock /= 2; in intel_hdmi_ycbcr420_config()
2369 pipe_config->port_clock = clock_12bpc; in intel_hdmi_compute_config()
2377 pipe_config->port_clock = clock_10bpc; in intel_hdmi_compute_config()
2382 pipe_config->port_clock = clock_8bpc; in intel_hdmi_compute_config()
2390 if (hdmi_port_clock_valid(intel_hdmi, pipe_config->port_clock, in intel_hdmi_compute_config()
2406 if (pipe_config->port_clock > 340000) { in intel_hdmi_compute_config()
Dintel_dp_mst.c58 crtc_state->port_clock = limits->max_clock; in intel_dp_mst_compute_link_config()
82 crtc_state->port_clock, in intel_dp_mst_compute_link_config()
Dintel_audio.c129 crtc_state->port_clock == dp_aud_n_m[i].clock) in audio_config_dp_get_n_m()
276 crtc_state->port_clock == hdmi_ncts_table[i].clock) { in audio_config_hdmi_get_n()
734 crtc_state->port_clock, in intel_audio_codec_enable()
Dintel_lspcon.c196 crtc_state->port_clock /= 2; in lspcon_ycbcr420_config()
Dintel_crt.c137 pipe_config->base.adjusted_mode.crtc_clock = pipe_config->port_clock; in intel_crt_get_config()
417 pipe_config->port_clock = 135000 * 2; in hsw_crt_compute_config()
Dintel_dvo.c183 pipe_config->base.adjusted_mode.crtc_clock = pipe_config->port_clock; in intel_dvo_get_config()
Dintel_display.c221 return pipe_config->port_clock; /* SPLL */ in intel_fdi_link_freq()
998 crtc_state->port_clock, refclk, in bxt_find_best_dpll()
7799 if (pipe_config->port_clock == 162000 || in vlv_prepare_pll()
8363 !i9xx_find_best_dpll(limit, crtc_state, crtc_state->port_clock, in i8xx_crtc_compute_clock()
8405 !g4x_find_best_dpll(limit, crtc_state, crtc_state->port_clock, in g4x_crtc_compute_clock()
8439 !pnv_find_best_dpll(limit, crtc_state, crtc_state->port_clock, in pnv_crtc_compute_clock()
8473 !i9xx_find_best_dpll(limit, crtc_state, crtc_state->port_clock, in i9xx_crtc_compute_clock()
8494 !chv_find_best_dpll(limit, crtc_state, crtc_state->port_clock, in chv_crtc_compute_clock()
8515 !vlv_find_best_dpll(limit, crtc_state, crtc_state->port_clock, in vlv_crtc_compute_clock()
8585 pipe_config->port_clock = vlv_calc_dpll_params(refclk, &clock); in vlv_crtc_clock_get()
[all …]
Dintel_cdclk.c2239 crtc_state->port_clock >= 540000 && in intel_crtc_compute_min_cdclk()
2266 min_cdclk = max(crtc_state->port_clock, min_cdclk); in intel_crtc_compute_min_cdclk()
2438 switch (crtc_state->port_clock / 2) { in skl_dpll0_vco()
Dicl_dsi.c1249 pipe_config->port_clock = in gen11_dsi_get_config()
1287 pipe_config->port_clock = intel_dsi_bitrate(intel_dsi) / 5; in gen11_dsi_compute_config()
Dintel_tv.c1119 tv_mode.clock = pipe_config->port_clock; in intel_tv_get_config()
1207 pipe_config->port_clock = tv_mode->clock; in intel_tv_compute_config()
Dintel_display_types.h874 int port_clock; member
Dintel_lvds.c151 pipe_config->base.adjusted_mode.crtc_clock = pipe_config->port_clock; in intel_lvds_get_config()
Dintel_sdvo.c1244 unsigned dotclock = pipe_config->port_clock; in i9xx_adjust_sdvo_tv_clock()
1647 dotclock = pipe_config->port_clock; in intel_sdvo_get_config()
Dvlv_dsi.c1208 pipe_config->port_clock = pclk; in intel_dsi_get_config()