Home
last modified time | relevance | path

Searched refs:pcw (Results 1 – 2 of 2) sorted by relevance

/Linux-v5.4/drivers/clk/mediatek/
Dclk-pll.c63 u32 pcw, int postdiv) in __mtk_pll_recalc_rate() argument
76 vco = (u64)fin * pcw; in __mtk_pll_recalc_rate()
115 static void mtk_pll_set_rate_regs(struct mtk_clk_pll *pll, u32 pcw, in mtk_pll_set_rate_regs() argument
137 val |= pcw << pll->data->pcw_shift; in mtk_pll_set_rate_regs()
159 static void mtk_pll_calc_values(struct mtk_clk_pll *pll, u32 *pcw, u32 *postdiv, in mtk_pll_calc_values() argument
193 *pcw = (u32)_pcw; in mtk_pll_calc_values()
200 u32 pcw = 0; in mtk_pll_set_rate() local
203 mtk_pll_calc_values(pll, &pcw, &postdiv, rate, parent_rate); in mtk_pll_set_rate()
204 mtk_pll_set_rate_regs(pll, pcw, postdiv); in mtk_pll_set_rate()
214 u32 pcw; in mtk_pll_recalc_rate() local
[all …]
/Linux-v5.4/drivers/gpu/drm/mediatek/
Dmtk_mipi_tx.c168 u64 pcw; in mtk_mipi_tx_pll_prepare() local
233 pcw = div_u64(((u64)mipi_tx->data_rate * 2 * txdiv) << 24, in mtk_mipi_tx_pll_prepare()
235 writel(pcw, mipi_tx->regs + MIPITX_DSI_PLL_CON2); in mtk_mipi_tx_pll_prepare()