Home
last modified time | relevance | path

Searched refs:parent_idx (Results 1 – 4 of 4) sorted by relevance

/Linux-v5.4/drivers/clk/renesas/
Dclk-sh73a0.c86 u32 parent_idx = (readl(cpg->reg + CPG_CKSCR) >> 28) & 3; in sh73a0_cpg_register_clock() local
88 parent_name = of_clk_get_parent_name(np, parent_idx >> 1); in sh73a0_cpg_register_clock()
89 div = (parent_idx & 1) + 1; in sh73a0_cpg_register_clock()
/Linux-v5.4/drivers/hid/
Dhid-core.c173 collection->parent_idx = (collection->level == 0) ? -1 : in open_collection()
1017 while (collection->parent_idx != -1 && in hid_apply_multiplier_to_field()
1019 collection = &hid->collection[collection->parent_idx]; in hid_apply_multiplier_to_field()
1021 if (collection->parent_idx != -1 || in hid_apply_multiplier_to_field()
1057 while (multiplier_collection->parent_idx != -1 && in hid_apply_multiplier()
1059 multiplier_collection = &hid->collection[multiplier_collection->parent_idx]; in hid_apply_multiplier()
/Linux-v5.4/drivers/clk/bcm/
Dclk-bcm2835.c1100 int parent_idx, in bcm2835_clock_choose_div_and_prate() argument
1113 parent = clk_hw_get_parent_by_index(hw, parent_idx); in bcm2835_clock_choose_div_and_prate()
1115 if (!(BIT(parent_idx) & data->set_rate_parent)) { in bcm2835_clock_choose_div_and_prate()
/Linux-v5.4/include/linux/
Dhid.h423 int parent_idx; /* device->collection */ member