Home
last modified time | relevance | path

Searched refs:or_mask (Results 1 – 14 of 14) sorted by relevance

/Linux-v5.4/drivers/virt/vboxguest/
Dvboxguest_core.c548 req->or_mask = fixed_events; in vbg_reset_host_event_filter()
575 u32 or_mask, u32 not_mask, in vbg_set_session_event_filter() argument
600 session->event_filter |= or_mask; in vbg_set_session_event_filter()
609 or_mask = gdev->fixed_events | gdev->event_filter_tracker.mask; in vbg_set_session_event_filter()
611 if (gdev->event_filter_host == or_mask || !req) in vbg_set_session_event_filter()
614 gdev->event_filter_host = or_mask; in vbg_set_session_event_filter()
615 req->or_mask = or_mask; in vbg_set_session_event_filter()
616 req->not_mask = ~or_mask; in vbg_set_session_event_filter()
654 req->or_mask = 0; in vbg_reset_host_capabilities()
677 u32 or_mask, u32 not_mask, in vbg_set_session_capabilities() argument
[all …]
Dvmmdev.h191 u32 or_mask; member
/Linux-v5.4/drivers/gpu/drm/amd/amdgpu/
Dsoc15.h42 u32 or_mask; member
67 #define SOC15_REG_GOLDEN_VALUE(ip, inst, reg, and_mask, or_mask) \ argument
68 { ip##_HWIP, inst, reg##_BASE_IDX, reg, and_mask, or_mask }
Damdgpu_device.c540 u32 tmp, reg, and_mask, or_mask; in amdgpu_device_program_register_sequence() local
549 or_mask = registers[i + 2]; in amdgpu_device_program_register_sequence()
552 tmp = or_mask; in amdgpu_device_program_register_sequence()
557 tmp |= (or_mask & and_mask); in amdgpu_device_program_register_sequence()
559 tmp |= or_mask; in amdgpu_device_program_register_sequence()
Dsoc15.c423 tmp = entry->or_mask; in soc15_program_register_sequence()
427 tmp |= (entry->or_mask & entry->and_mask); in soc15_program_register_sequence()
/Linux-v5.4/mm/
Dmm_init.c67 unsigned long or_mask, add_mask; in mminit_verify_pageflags_layout() local
120 or_mask = (ZONES_MASK << ZONES_PGSHIFT) | in mminit_verify_pageflags_layout()
126 BUG_ON(or_mask != add_mask); in mminit_verify_pageflags_layout()
/Linux-v5.4/include/uapi/linux/
Dvboxguest.h247 __u32 or_mask; member
267 __u32 or_mask; member
/Linux-v5.4/arch/mips/rb532/
Ddevices.c40 void set_latch_u5(unsigned char or_mask, unsigned char nand_mask) in set_latch_u5() argument
46 dev3.state = (dev3.state | or_mask) & ~nand_mask; in set_latch_u5()
/Linux-v5.4/arch/mips/include/asm/mach-rc32434/
Drb.h72 extern void set_latch_u5(unsigned char or_mask, unsigned char nand_mask);
/Linux-v5.4/drivers/gpu/drm/radeon/
Dradeon_combios.c2892 uint32_t reg, val, and_mask, or_mask; in radeon_combios_external_tmds_setup() local
2920 or_mask = RBIOS32(index); in radeon_combios_external_tmds_setup()
2923 val = (val & and_mask) | or_mask; in radeon_combios_external_tmds_setup()
2974 or_mask = RBIOS32(index); in radeon_combios_external_tmds_setup()
2977 val = (val & and_mask) | or_mask; in radeon_combios_external_tmds_setup()
2989 or_mask = RBIOS32(index); in radeon_combios_external_tmds_setup()
2992 val = (val & and_mask) | or_mask; in radeon_combios_external_tmds_setup()
3023 uint32_t val, and_mask, or_mask; in combios_parse_mmio_table() local
3041 or_mask = RBIOS32(offset); in combios_parse_mmio_table()
3045 tmp |= or_mask; in combios_parse_mmio_table()
[all …]
Dradeon_device.c205 u32 tmp, reg, and_mask, or_mask; in radeon_program_register_sequence() local
214 or_mask = registers[i + 2]; in radeon_program_register_sequence()
217 tmp = or_mask; in radeon_program_register_sequence()
221 tmp |= or_mask; in radeon_program_register_sequence()
/Linux-v5.4/drivers/iio/adc/
Dmt6577_auxadc.c91 u32 or_mask, u32 and_mask) in mt6577_auxadc_mod_reg() argument
96 val |= or_mask; in mt6577_auxadc_mod_reg()
/Linux-v5.4/drivers/media/usb/cpia2/
Dcpia2.h229 u8 or_mask; member
/Linux-v5.4/drivers/net/ethernet/natsemi/
Dns83820.c1675 u32 or_mask = 0; local
1679 or_mask |= RFCR_AAU | RFCR_AAM;
1684 or_mask |= RFCR_AAM;
1689 val = (readl(rfcr) & and_mask) | or_mask;