| /Linux-v5.4/drivers/gpu/drm/amd/amdgpu/ |
| D | soc15.c | 94 address = adev->nbio_funcs->get_pcie_index_offset(adev); in soc15_pcie_rreg()
95 data = adev->nbio_funcs->get_pcie_data_offset(adev); in soc15_pcie_rreg()
109 address = adev->nbio_funcs->get_pcie_index_offset(adev); in soc15_pcie_wreg()
110 data = adev->nbio_funcs->get_pcie_data_offset(adev); in soc15_pcie_wreg()
124 address = adev->nbio_funcs->get_pcie_index_offset(adev); in soc15_pcie_rreg64()
125 data = adev->nbio_funcs->get_pcie_data_offset(adev); in soc15_pcie_rreg64()
145 address = adev->nbio_funcs->get_pcie_index_offset(adev); in soc15_pcie_wreg64()
146 data = adev->nbio_funcs->get_pcie_data_offset(adev); in soc15_pcie_wreg64()
265 return adev->nbio_funcs->get_memsize(adev); in soc15_get_config_memsize()
464 u32 memsize = adev->nbio_funcs->get_memsize(adev); in soc15_asic_mode1_reset()
[all …]
|
| D | nv.c | 66 address = adev->nbio_funcs->get_pcie_index_offset(adev); in nv_pcie_rreg()
67 data = adev->nbio_funcs->get_pcie_data_offset(adev); in nv_pcie_rreg()
81 address = adev->nbio_funcs->get_pcie_index_offset(adev); in nv_pcie_wreg()
82 data = adev->nbio_funcs->get_pcie_data_offset(adev); in nv_pcie_wreg()
122 return adev->nbio_funcs->get_memsize(adev); in nv_get_config_memsize()
282 u32 memsize = adev->nbio_funcs->get_memsize(adev); in nv_asic_mode1_reset()
371 adev->nbio_funcs->enable_doorbell_aperture(adev, enable); in nv_enable_doorbell_aperture()
372 adev->nbio_funcs->enable_doorbell_selfring_aperture(adev, enable); in nv_enable_doorbell_aperture()
426 adev->nbio_funcs = &nbio_v2_3_funcs; in nv_set_ip_blocks()
428 adev->nbio_funcs->detect_hw_virt(adev); in nv_set_ip_blocks()
[all …]
|
| D | df_v3_6.c | 102 address = adev->nbio_funcs->get_pcie_index_offset(adev); in df_v3_6_get_fica()
103 data = adev->nbio_funcs->get_pcie_data_offset(adev); in df_v3_6_get_fica()
125 address = adev->nbio_funcs->get_pcie_index_offset(adev); in df_v3_6_set_fica()
126 data = adev->nbio_funcs->get_pcie_data_offset(adev); in df_v3_6_set_fica()
153 address = adev->nbio_funcs->get_pcie_index_offset(adev); in df_v3_6_perfmon_rreg()
154 data = adev->nbio_funcs->get_pcie_data_offset(adev); in df_v3_6_perfmon_rreg()
175 address = adev->nbio_funcs->get_pcie_index_offset(adev); in df_v3_6_perfmon_wreg()
176 data = adev->nbio_funcs->get_pcie_data_offset(adev); in df_v3_6_perfmon_wreg()
|
| D | navi10_ih.c | 120 adev->nbio_funcs->ih_control(adev); in navi10_ih_irq_init()
165 adev->nbio_funcs->ih_doorbell_range(adev, ih->use_doorbell, in navi10_ih_irq_init()
|
| D | gmc_v10_0.c | 281 adev->nbio_funcs->hdp_flush(adev, NULL); in gmc_v10_0_flush_gpu_tlb()
559 adev->nbio_funcs->get_memsize(adev) * 1024ULL * 1024ULL; in gmc_v10_0_mc_init()
796 adev->nbio_funcs->hdp_flush(adev, NULL); in gmc_v10_0_gart_enable()
|
| D | sdma_v5_0.c | 409 const struct nbio_hdp_flush_reg *nbio_hf_reg = adev->nbio_funcs->hdp_flush_reg; in sdma_v5_0_ring_emit_hdp_flush()
419 amdgpu_ring_write(ring, (adev->nbio_funcs->get_hdp_flush_done_offset(adev)) << 2); in sdma_v5_0_ring_emit_hdp_flush()
420 amdgpu_ring_write(ring, (adev->nbio_funcs->get_hdp_flush_req_offset(adev)) << 2); in sdma_v5_0_ring_emit_hdp_flush()
686 adev->nbio_funcs->sdma_doorbell_range(adev, i, ring->use_doorbell, in sdma_v5_0_gfx_resume()
|
| D | gmc_v9_0.c | 999 adev->nbio_funcs->get_memsize(adev) * 1024ULL * 1024ULL; in gmc_v9_0_mc_init()
1364 adev->nbio_funcs->hdp_flush(adev, NULL); in gmc_v9_0_gart_enable()
|
| D | vega10_ih.c | 229 adev->nbio_funcs->ih_control(adev); in vega10_ih_irq_init()
|
| D | sdma_v4_0.c | 750 const struct nbio_hdp_flush_reg *nbio_hf_reg = adev->nbio_funcs->hdp_flush_reg; in sdma_v4_0_ring_emit_hdp_flush()
755 adev->nbio_funcs->get_hdp_flush_done_offset(adev), in sdma_v4_0_ring_emit_hdp_flush()
756 adev->nbio_funcs->get_hdp_flush_req_offset(adev), in sdma_v4_0_ring_emit_hdp_flush()
|
| D | gfx_v10_0.c | 2473 adev->nbio_funcs->hdp_flush(adev, NULL); in gfx_v10_0_cp_gfx_load_pfp_microcode()
2543 adev->nbio_funcs->hdp_flush(adev, NULL); in gfx_v10_0_cp_gfx_load_ce_microcode()
2612 adev->nbio_funcs->hdp_flush(adev, NULL); in gfx_v10_0_cp_gfx_load_me_microcode()
2933 adev->nbio_funcs->hdp_flush(adev, NULL); in gfx_v10_0_cp_compute_load_microcode()
4387 const struct nbio_hdp_flush_reg *nbio_hf_reg = adev->nbio_funcs->hdp_flush_reg; in gfx_v10_0_ring_emit_hdp_flush()
4407 adev->nbio_funcs->get_hdp_flush_req_offset(adev), in gfx_v10_0_ring_emit_hdp_flush()
4408 adev->nbio_funcs->get_hdp_flush_done_offset(adev), in gfx_v10_0_ring_emit_hdp_flush()
|
| D | amdgpu.h | 977 const struct amdgpu_nbio_funcs *nbio_funcs; member
|
| D | vcn_v2_5.c | 258 adev->nbio_funcs->vcn_doorbell_range(adev, ring->use_doorbell, in vcn_v2_5_hw_init()
|
| D | vcn_v2_0.c | 247 adev->nbio_funcs->vcn_doorbell_range(adev, ring->use_doorbell, in vcn_v2_0_hw_init()
|
| D | gfx_v9_0.c | 4991 const struct nbio_hdp_flush_reg *nbio_hf_reg = adev->nbio_funcs->hdp_flush_reg; in gfx_v9_0_ring_emit_hdp_flush()
5011 adev->nbio_funcs->get_hdp_flush_req_offset(adev), in gfx_v9_0_ring_emit_hdp_flush()
5012 adev->nbio_funcs->get_hdp_flush_done_offset(adev), in gfx_v9_0_ring_emit_hdp_flush()
|
| /Linux-v5.4/drivers/gpu/drm/amd/powerplay/smumgr/ |
| D | vega20_smumgr.c | 192 adev->nbio_funcs->hdp_flush(adev, NULL); in vega20_copy_table_from_smc()
293 adev->nbio_funcs->hdp_flush(adev, NULL); in vega20_get_activity_monitor_coeff()
|
| D | smu10_smumgr.c | 140 adev->nbio_funcs->hdp_flush(adev, NULL); in smu10_copy_table_from_smc()
|
| D | vega10_smumgr.c | 61 adev->nbio_funcs->hdp_flush(adev, NULL); in vega10_copy_table_from_smc()
|
| D | vega12_smumgr.c | 69 adev->nbio_funcs->hdp_flush(adev, NULL); in vega12_copy_table_from_smc()
|
| /Linux-v5.4/drivers/gpu/drm/amd/powerplay/ |
| D | amdgpu_smu.c | 466 adev->nbio_funcs->hdp_flush(adev, NULL); in smu_update_table()
|
