Home
last modified time | relevance | path

Searched refs:mmVGA_RENDER_CONTROL (Results 1 – 18 of 18) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/amdgpu/
Dcik.c904 vga_render_control = RREG32(mmVGA_RENDER_CONTROL); in cik_read_disabled_bios()
918 WREG32(mmVGA_RENDER_CONTROL, in cik_read_disabled_bios()
930 WREG32(mmVGA_RENDER_CONTROL, vga_render_control); in cik_read_disabled_bios()
Dgmc_v6_0.c262 tmp = RREG32(mmVGA_RENDER_CONTROL); in gmc_v6_0_mc_program()
264 WREG32(mmVGA_RENDER_CONTROL, tmp); in gmc_v6_0_mc_program()
Dvi.c388 vga_render_control = RREG32(mmVGA_RENDER_CONTROL); in vi_read_disabled_bios()
402 WREG32(mmVGA_RENDER_CONTROL, in vi_read_disabled_bios()
414 WREG32(mmVGA_RENDER_CONTROL, vga_render_control); in vi_read_disabled_bios()
Dgmc_v7_0.c285 tmp = RREG32(mmVGA_RENDER_CONTROL); in gmc_v7_0_mc_program()
287 WREG32(mmVGA_RENDER_CONTROL, tmp); in gmc_v7_0_mc_program()
Dgmc_v8_0.c476 tmp = RREG32(mmVGA_RENDER_CONTROL); in gmc_v8_0_mc_program()
478 WREG32(mmVGA_RENDER_CONTROL, tmp); in gmc_v8_0_mc_program()
Ddce_v8_0.c384 tmp = RREG32(mmVGA_RENDER_CONTROL); in dce_v8_0_set_vga_render_state()
389 WREG32(mmVGA_RENDER_CONTROL, tmp); in dce_v8_0_set_vga_render_state()
Ddce_v6_0.c352 WREG32(mmVGA_RENDER_CONTROL, in dce_v6_0_set_vga_render_state()
353 RREG32(mmVGA_RENDER_CONTROL) & VGA_VSTATUS_CNTL); in dce_v6_0_set_vga_render_state()
Ddce_v10_0.c451 tmp = RREG32(mmVGA_RENDER_CONTROL); in dce_v10_0_set_vga_render_state()
456 WREG32(mmVGA_RENDER_CONTROL, tmp); in dce_v10_0_set_vga_render_state()
Ddce_v11_0.c467 tmp = RREG32(mmVGA_RENDER_CONTROL); in dce_v11_0_set_vga_render_state()
472 WREG32(mmVGA_RENDER_CONTROL, tmp); in dce_v11_0_set_vga_render_state()
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_d.h4393 #define mmVGA_RENDER_CONTROL 0x00C0 macro
Ddce_8_0_d.h5133 #define mmVGA_RENDER_CONTROL 0xc0 macro
Ddce_11_0_d.h6093 #define mmVGA_RENDER_CONTROL 0xc0 macro
Ddce_10_0_d.h6016 #define mmVGA_RENDER_CONTROL 0xc0 macro
Ddce_11_2_d.h7767 #define mmVGA_RENDER_CONTROL 0xc0 macro
Ddce_12_0_offset.h554 #define mmVGA_RENDER_CONTROL macro
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_1_0_offset.h88 #define mmVGA_RENDER_CONTROL macro
Ddcn_1_0_offset.h388 #define mmVGA_RENDER_CONTROL macro
Ddcn_2_0_0_offset.h32 #define mmVGA_RENDER_CONTROL macro