| /Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/uvd/ |
| D | uvd_4_0_d.h | 94 #define mmUVD_VCPU_CNTL 0x3D98 macro
|
| D | uvd_4_2_d.h | 66 #define mmUVD_VCPU_CNTL 0x3d98 macro
|
| D | uvd_5_0_d.h | 72 #define mmUVD_VCPU_CNTL 0x3d98 macro
|
| D | uvd_6_0_d.h | 88 #define mmUVD_VCPU_CNTL 0x3d98 macro
|
| D | uvd_7_0_offset.h | 188 #define mmUVD_VCPU_CNTL … macro
|
| /Linux-v5.4/drivers/gpu/drm/amd/amdgpu/ |
| D | vcn_v2_5.c | 738 WREG32_P(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CNTL), in vcn_v2_5_start()
800 WREG32_P(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CNTL), 0, in vcn_v2_5_start()
820 WREG32_P(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CNTL), in vcn_v2_5_start()
824 WREG32_P(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CNTL), 0, in vcn_v2_5_start()
930 WREG32_P(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CNTL), in vcn_v2_5_stop()
935 WREG32_P(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CNTL), 0, in vcn_v2_5_stop()
|
| D | uvd_v4_2.c | 275 WREG32(mmUVD_VCPU_CNTL, 1 << 9); in uvd_v4_2_start()
426 WREG32_P(mmUVD_VCPU_CNTL, 0, ~(1 << 9)); in uvd_v4_2_stop()
|
| D | uvd_v5_0.c | 352 WREG32(mmUVD_VCPU_CNTL, 1 << 9); in uvd_v5_0_start()
447 WREG32(mmUVD_VCPU_CNTL, 0x0); in uvd_v5_0_stop()
|
| D | uvd_v7_0.c | 881 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CNTL), in uvd_v7_0_sriov_start()
1012 WREG32_SOC15(UVD, k, mmUVD_VCPU_CNTL, in uvd_v7_0_start()
1139 WREG32_SOC15(UVD, i, mmUVD_VCPU_CNTL, 0x0); in uvd_v7_0_stop()
|
| D | uvd_v6_0.c | 768 WREG32(mmUVD_VCPU_CNTL, UVD_VCPU_CNTL__CLK_EN_MASK); in uvd_v6_0_start()
880 WREG32(mmUVD_VCPU_CNTL, 0x0); in uvd_v6_0_stop()
|
| D | vcn_v2_0.c | 952 UVD, 0, mmUVD_VCPU_CNTL), tmp, 0, indirect); in vcn_v2_0_start_dpg_mode()
1081 WREG32_P(SOC15_REG_OFFSET(UVD, 0, mmUVD_VCPU_CNTL), in vcn_v2_0_start()
1300 WREG32_P(SOC15_REG_OFFSET(UVD, 0, mmUVD_VCPU_CNTL), 0, in vcn_v2_0_stop()
|
| D | vcn_v1_0.c | 847 WREG32_SOC15(UVD, 0, mmUVD_VCPU_CNTL, UVD_VCPU_CNTL__CLK_EN_MASK); in vcn_v1_0_start_spg_mode()
995 WREG32_SOC15_DPG_MODE(UVD, 0, mmUVD_VCPU_CNTL, tmp, 0xFFFFFFFF, 0); in vcn_v1_0_start_dpg_mode()
1161 WREG32_P(SOC15_REG_OFFSET(UVD, 0, mmUVD_VCPU_CNTL), 0, in vcn_v1_0_stop_spg_mode()
|
| /Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/vcn/ |
| D | vcn_1_0_offset.h | 376 #define mmUVD_VCPU_CNTL … macro
|
| D | vcn_2_5_offset.h | 717 #define mmUVD_VCPU_CNTL … macro
|
| D | vcn_2_0_0_offset.h | 658 #define mmUVD_VCPU_CNTL … macro
|
