Home
last modified time | relevance | path

Searched refs:mmUVD_SYS_INT_EN (Results 1 – 4 of 4) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_offset.h332 #define mmUVD_SYS_INT_EN … macro
Dvcn_2_5_offset.h523 #define mmUVD_SYS_INT_EN … macro
Dvcn_2_0_0_offset.h540 #define mmUVD_SYS_INT_EN … macro
/Linux-v5.4/drivers/gpu/drm/amd/amdgpu/
Dvcn_v1_0.c895 WREG32_P(SOC15_REG_OFFSET(UVD, 0, mmUVD_SYS_INT_EN), in vcn_v1_0_start_spg_mode()
1073 WREG32_SOC15_DPG_MODE(UVD, 0, mmUVD_SYS_INT_EN, in vcn_v1_0_start_dpg_mode()