Searched refs:mmUVD_RB_WPTR (Results 1 – 10 of 10) sorted by relevance
| /Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/uvd/ |
| D | uvd_6_0_d.h | 48 #define mmUVD_RB_WPTR 0x3c2a macro
|
| D | uvd_7_0_offset.h | 102 #define mmUVD_RB_WPTR … macro
|
| /Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/vcn/ |
| D | vcn_1_0_offset.h | 224 #define mmUVD_RB_WPTR … macro
|
| D | vcn_2_5_offset.h | 547 #define mmUVD_RB_WPTR … macro
|
| D | vcn_2_0_0_offset.h | 936 #define mmUVD_RB_WPTR … macro
|
| /Linux-v5.4/drivers/gpu/drm/amd/amdgpu/ |
| D | vcn_v2_0.c | 1209 WREG32_SOC15(UVD, 0, mmUVD_RB_WPTR, lower_32_bits(ring->wptr)); in vcn_v2_0_start() 1237 tmp = RREG32_SOC15(UVD, 0, mmUVD_RB_WPTR); in vcn_v2_0_stop_dpg_mode() 1366 WREG32_SOC15(UVD, 0, mmUVD_RB_WPTR, lower_32_bits(ring->wptr)); in vcn_v2_0_pause_dpg_mode() 1681 return RREG32_SOC15(UVD, 0, mmUVD_RB_WPTR); in vcn_v2_0_enc_ring_get_wptr() 1706 WREG32_SOC15(UVD, 0, mmUVD_RB_WPTR, lower_32_bits(ring->wptr)); in vcn_v2_0_enc_ring_set_wptr()
|
| D | vcn_v1_0.c | 939 WREG32_SOC15(UVD, 0, mmUVD_RB_WPTR, lower_32_bits(ring->wptr)); in vcn_v1_0_start_spg_mode() 1191 tmp = RREG32_SOC15(UVD, 0, mmUVD_RB_WPTR); in vcn_v1_0_stop_dpg_mode() 1265 WREG32_SOC15(UVD, 0, mmUVD_RB_WPTR, lower_32_bits(ring->wptr)); in vcn_v1_0_pause_dpg_mode() 1619 return RREG32_SOC15(UVD, 0, mmUVD_RB_WPTR); in vcn_v1_0_enc_ring_get_wptr() 1636 WREG32_SOC15(UVD, 0, mmUVD_RB_WPTR, in vcn_v1_0_enc_ring_set_wptr()
|
| D | uvd_v6_0.c | 126 return RREG32(mmUVD_RB_WPTR); in uvd_v6_0_enc_ring_get_wptr() 157 WREG32(mmUVD_RB_WPTR, in uvd_v6_0_enc_ring_set_wptr() 843 WREG32(mmUVD_RB_WPTR, lower_32_bits(ring->wptr)); in uvd_v6_0_start()
|
| D | vcn_v2_5.c | 871 WREG32_SOC15(UVD, i, mmUVD_RB_WPTR, lower_32_bits(ring->wptr)); in vcn_v2_5_start() 1064 return RREG32_SOC15(UVD, ring->me, mmUVD_RB_WPTR); in vcn_v2_5_enc_ring_get_wptr() 1089 WREG32_SOC15(UVD, ring->me, mmUVD_RB_WPTR, lower_32_bits(ring->wptr)); in vcn_v2_5_enc_ring_set_wptr()
|
| D | uvd_v7_0.c | 124 return RREG32_SOC15(UVD, ring->me, mmUVD_RB_WPTR); in uvd_v7_0_enc_ring_get_wptr() 162 WREG32_SOC15(UVD, ring->me, mmUVD_RB_WPTR, in uvd_v7_0_enc_ring_set_wptr() 1095 WREG32_SOC15(UVD, k, mmUVD_RB_WPTR, lower_32_bits(ring->wptr)); in uvd_v7_0_start()
|