Searched refs:mmUVD_RB_SIZE (Results 1 – 10 of 10) sorted by relevance
| /Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/uvd/ |
| D | uvd_6_0_d.h | 46 #define mmUVD_RB_SIZE 0x3c28 macro
|
| D | uvd_7_0_offset.h | 98 #define mmUVD_RB_SIZE … macro
|
| /Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/vcn/ |
| D | vcn_1_0_offset.h | 220 #define mmUVD_RB_SIZE … macro
|
| D | vcn_2_5_offset.h | 543 #define mmUVD_RB_SIZE … macro
|
| D | vcn_2_0_0_offset.h | 932 #define mmUVD_RB_SIZE … macro
|
| /Linux-v5.4/drivers/gpu/drm/amd/amdgpu/ |
| D | uvd_v7_0.c | 903 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_RB_SIZE), ring->ring_size / 4); in uvd_v7_0_sriov_start()
1098 WREG32_SOC15(UVD, k, mmUVD_RB_SIZE, ring->ring_size / 4); in uvd_v7_0_start()
|
| D | vcn_v2_0.c | 1212 WREG32_SOC15(UVD, 0, mmUVD_RB_SIZE, ring->ring_size / 4); in vcn_v2_0_start()
1364 WREG32_SOC15(UVD, 0, mmUVD_RB_SIZE, ring->ring_size / 4); in vcn_v2_0_pause_dpg_mode()
|
| D | vcn_v1_0.c | 942 WREG32_SOC15(UVD, 0, mmUVD_RB_SIZE, ring->ring_size / 4); in vcn_v1_0_start_spg_mode()
1263 WREG32_SOC15(UVD, 0, mmUVD_RB_SIZE, ring->ring_size / 4); in vcn_v1_0_pause_dpg_mode()
|
| D | uvd_v6_0.c | 846 WREG32(mmUVD_RB_SIZE, ring->ring_size / 4); in uvd_v6_0_start()
|
| D | vcn_v2_5.c | 874 WREG32_SOC15(UVD, i, mmUVD_RB_SIZE, ring->ring_size / 4); in vcn_v2_5_start()
|
