Home
last modified time | relevance | path

Searched refs:mmUVD_MPC_SET_MUXA0_BASE_IDX (Results 1 – 4 of 4) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_7_0_offset.h165 #define mmUVD_MPC_SET_MUXA0_BASE_IDX … macro
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_offset.h347 #define mmUVD_MPC_SET_MUXA0_BASE_IDX … macro
Dvcn_2_5_offset.h750 #define mmUVD_MPC_SET_MUXA0_BASE_IDX … macro
Dvcn_2_0_0_offset.h597 #define mmUVD_MPC_SET_MUXA0_BASE_IDX … macro