Searched refs:mmUVD_LMI_CTRL (Results 1 – 15 of 15) sorted by relevance
| /Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/uvd/ |
| D | uvd_4_0_d.h | 47 #define mmUVD_LMI_CTRL 0x3D66 macro
|
| D | uvd_4_2_d.h | 49 #define mmUVD_LMI_CTRL 0x3d66 macro
|
| D | uvd_5_0_d.h | 55 #define mmUVD_LMI_CTRL 0x3d66 macro
|
| D | uvd_6_0_d.h | 71 #define mmUVD_LMI_CTRL 0x3d66 macro
|
| D | uvd_7_0_offset.h | 156 #define mmUVD_LMI_CTRL … macro
|
| /Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/vcn/ |
| D | vcn_1_0_offset.h | 336 #define mmUVD_LMI_CTRL … macro
|
| D | vcn_2_5_offset.h | 947 #define mmUVD_LMI_CTRL … macro
|
| D | vcn_2_0_0_offset.h | 562 #define mmUVD_LMI_CTRL … macro
|
| /Linux-v5.4/drivers/gpu/drm/amd/amdgpu/ |
| D | vcn_v1_0.c | 805 tmp = RREG32_SOC15(UVD, 0, mmUVD_LMI_CTRL); in vcn_v1_0_start_spg_mode()
806 WREG32_SOC15(UVD, 0, mmUVD_LMI_CTRL, tmp | in vcn_v1_0_start_spg_mode()
1002 WREG32_SOC15_DPG_MODE(UVD, 0, mmUVD_LMI_CTRL, in vcn_v1_0_start_dpg_mode()
1057 WREG32_SOC15_DPG_MODE(UVD, 0, mmUVD_LMI_CTRL, in vcn_v1_0_start_dpg_mode()
|
| D | uvd_v4_2.c | 288 WREG32(mmUVD_LMI_CTRL, 0x203108); in uvd_v4_2_start()
|
| D | uvd_v5_0.c | 329 WREG32(mmUVD_LMI_CTRL, 0x40 | (1 << 8) | (1 << 13) | in uvd_v5_0_start()
|
| D | vcn_v2_5.c | 746 tmp = RREG32_SOC15(UVD, i, mmUVD_LMI_CTRL); in vcn_v2_5_start()
748 WREG32_SOC15(UVD, i, mmUVD_LMI_CTRL, tmp | 0x8| in vcn_v2_5_start()
|
| D | vcn_v2_0.c | 968 UVD, 0, mmUVD_LMI_CTRL), tmp, 0, indirect); in vcn_v2_0_start_dpg_mode()
1089 tmp = RREG32_SOC15(UVD, 0, mmUVD_LMI_CTRL); in vcn_v2_0_start()
1090 WREG32_SOC15(UVD, 0, mmUVD_LMI_CTRL, tmp | in vcn_v2_0_start()
|
| D | uvd_v7_0.c | 868 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_CTRL), in uvd_v7_0_sriov_start()
983 WREG32_SOC15(UVD, k, mmUVD_LMI_CTRL, in uvd_v7_0_start()
|
| D | uvd_v6_0.c | 740 WREG32(mmUVD_LMI_CTRL, in uvd_v6_0_start()
|
