Searched refs:mmUVD_CGC_GATE (Results 1 – 16 of 16) sorted by relevance
| /Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/uvd/ |
| D | uvd_4_0_d.h | 35 #define mmUVD_CGC_GATE 0x3D2A macro
|
| D | uvd_4_2_d.h | 42 #define mmUVD_CGC_GATE 0x3d2a macro
|
| D | uvd_5_0_d.h | 48 #define mmUVD_CGC_GATE 0x3d2a macro
|
| D | uvd_6_0_d.h | 64 #define mmUVD_CGC_GATE 0x3d2a macro
|
| D | uvd_7_0_offset.h | 144 #define mmUVD_CGC_GATE … macro
|
| /Linux-v5.4/drivers/gpu/drm/amd/amdgpu/ |
| D | uvd_v5_0.c | 607 data3 = RREG32(mmUVD_CGC_GATE); in uvd_v5_0_enable_clock_gating()
645 WREG32(mmUVD_CGC_GATE, data3); in uvd_v5_0_enable_clock_gating()
700 data = RREG32(mmUVD_CGC_GATE);
731 WREG32(mmUVD_CGC_GATE, data);
|
| D | uvd_v6_0.c | 619 data = RREG32(mmUVD_CGC_GATE);
687 WREG32(mmUVD_CGC_GATE, data);
1253 data3 = RREG32(mmUVD_CGC_GATE); in uvd_v6_0_enable_clock_gating()
1300 WREG32(mmUVD_CGC_GATE, data3); in uvd_v6_0_enable_clock_gating()
1356 data = RREG32(mmUVD_CGC_GATE);
1389 WREG32(mmUVD_CGC_GATE, data);
|
| D | vcn_v2_5.c | 449 data = RREG32_SOC15(VCN, i, mmUVD_CGC_GATE); in vcn_v2_5_disable_clock_gating()
471 WREG32_SOC15(VCN, i, mmUVD_CGC_GATE, data); in vcn_v2_5_disable_clock_gating()
473 SOC15_WAIT_ON_RREG(VCN, i, mmUVD_CGC_GATE, 0, 0xFFFFFFFF, ret); in vcn_v2_5_disable_clock_gating()
|
| D | uvd_v7_0.c | 1632 WREG32_SOC15(UVD, ring->me, mmUVD_CGC_GATE, 0);
1641 data = RREG32_SOC15(UVD, ring->me, mmUVD_CGC_GATE);
1674 WREG32_SOC15(UVD, ring->me, mmUVD_CGC_GATE, data);
|
| D | uvd_v4_2.c | 268 WREG32(mmUVD_CGC_GATE, 0); in uvd_v4_2_start()
|
| D | vcn_v2_0.c | 523 data = RREG32_SOC15(VCN, 0, mmUVD_CGC_GATE); in vcn_v2_0_disable_clock_gating()
544 WREG32_SOC15(VCN, 0, mmUVD_CGC_GATE, data); in vcn_v2_0_disable_clock_gating()
648 UVD, 0, mmUVD_CGC_GATE), 0, sram_sel, indirect); in vcn_v2_0_clock_gating_dpg_mode()
|
| D | vcn_v1_0.c | 472 data = RREG32_SOC15(VCN, 0, mmUVD_CGC_GATE); in vcn_v1_0_disable_clock_gating()
493 WREG32_SOC15(VCN, 0, mmUVD_CGC_GATE, data); in vcn_v1_0_disable_clock_gating()
678 WREG32_SOC15_DPG_MODE(UVD, 0, mmUVD_CGC_GATE, 0, 0xFFFFFFFF, sram_sel); in vcn_v1_0_clock_gating_dpg_mode()
|
| D | si.c | 106 mmUVD_CGC_GATE, 0x00000008, 0x00000000,
|
| /Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/vcn/ |
| D | vcn_1_0_offset.h | 304 #define mmUVD_CGC_GATE … macro
|
| D | vcn_2_5_offset.h | 485 #define mmUVD_CGC_GATE … macro
|
| D | vcn_2_0_0_offset.h | 504 #define mmUVD_CGC_GATE … macro
|
