Home
last modified time | relevance | path

Searched refs:mmRLC_GPM_TIMER_INT_3 (Results 1 – 5 of 5) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h5968 #define mmRLC_GPM_TIMER_INT_3 macro
Dgc_9_1_offset.h6212 #define mmRLC_GPM_TIMER_INT_3 macro
Dgc_9_2_1_offset.h6176 #define mmRLC_GPM_TIMER_INT_3 macro
Dgc_10_1_0_offset.h9302 #define mmRLC_GPM_TIMER_INT_3 macro
/Linux-v5.4/drivers/gpu/drm/amd/amdgpu/
Dgfx_v9_0.c2987 WREG32_SOC15(GC, 0, mmRLC_GPM_TIMER_INT_3, 0x9C4); in gfx_v9_0_rlc_start()