Home
last modified time | relevance | path

Searched refs:mmPA_CL_ENHANCE (Results 1 – 12 of 12) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/amdgpu/
Dsi.c68 mmPA_CL_ENHANCE, 0xf000001f, 0x00000007,
124 mmPA_CL_ENHANCE, 0xf000001f, 0x00000007,
307 mmPA_CL_ENHANCE, 0xf000001f, 0x00000007,
345 mmPA_CL_ENHANCE, 0xf000001f, 0x00000007,
394 mmPA_CL_ENHANCE, 0xf000001f, 0x00000007,
Dgfx_v6_0.c1776 WREG32(mmPA_CL_ENHANCE, PA_CL_ENHANCE__CLIP_VTX_REORDER_ENA_MASK | in gfx_v6_0_constants_init()
Dgfx_v7_0.c2040 WREG32(mmPA_CL_ENHANCE, PA_CL_ENHANCE__CLIP_VTX_REORDER_ENA_MASK | in gfx_v7_0_constants_init()
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_6_0_d.h802 #define mmPA_CL_ENHANCE 0x2285 macro
Dgfx_7_0_d.h952 #define mmPA_CL_ENHANCE 0x2285 macro
Dgfx_7_2_d.h965 #define mmPA_CL_ENHANCE 0x2285 macro
Dgfx_8_1_d.h1047 #define mmPA_CL_ENHANCE 0x2285 macro
Dgfx_8_0_d.h1047 #define mmPA_CL_ENHANCE 0x2285 macro
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h330 #define mmPA_CL_ENHANCE macro
Dgc_9_1_offset.h326 #define mmPA_CL_ENHANCE macro
Dgc_9_2_1_offset.h320 #define mmPA_CL_ENHANCE macro
Dgc_10_1_0_offset.h2358 #define mmPA_CL_ENHANCE macro