Home
last modified time | relevance | path

Searched refs:mmIH_RB_BASE (Results 1 – 14 of 14) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/oss/
Doss_1_0_d.h230 #define mmIH_RB_BASE 0x0F81 macro
Dosssys_4_0_1_offset.h122 #define mmIH_RB_BASE macro
Dosssys_4_0_offset.h122 #define mmIH_RB_BASE macro
Dosssys_5_0_0_offset.h122 #define mmIH_RB_BASE macro
Doss_2_4_d.h44 #define mmIH_RB_BASE 0xe31 macro
Doss_3_0_1_d.h44 #define mmIH_RB_BASE 0xe31 macro
Doss_2_0_d.h44 #define mmIH_RB_BASE 0xf81 macro
Doss_3_0_d.h44 #define mmIH_RB_BASE 0xe31 macro
/Linux-v5.4/drivers/gpu/drm/amd/amdgpu/
Dcik_ih.c126 WREG32(mmIH_RB_BASE, adev->irq.ih.gpu_addr >> 8); in cik_ih_irq_init()
Dcz_ih.c127 WREG32(mmIH_RB_BASE, adev->irq.ih.gpu_addr >> 8); in cz_ih_irq_init()
Diceland_ih.c127 WREG32(mmIH_RB_BASE, adev->irq.ih.gpu_addr >> 8); in iceland_ih_irq_init()
Dtonga_ih.c123 WREG32(mmIH_RB_BASE, ih->gpu_addr >> 8); in tonga_ih_irq_init()
Dnavi10_ih.c123 WREG32_SOC15(OSSSYS, 0, mmIH_RB_BASE, ih->gpu_addr >> 8); in navi10_ih_irq_init()
Dvega10_ih.c233 WREG32_SOC15(OSSSYS, 0, mmIH_RB_BASE, ih->gpu_addr >> 8); in vega10_ih_irq_init()