Home
last modified time | relevance | path

Searched refs:mmGRPH_CONTROL (Results 1 – 13 of 13) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/display/dc/dce100/
Ddce100_resource.c109 .dcp = (mmDCP0_GRPH_CONTROL - mmGRPH_CONTROL),
113 .dcp = (mmDCP1_GRPH_CONTROL - mmGRPH_CONTROL),
117 .dcp = (mmDCP2_GRPH_CONTROL - mmGRPH_CONTROL),
121 .dcp = (mmDCP3_GRPH_CONTROL - mmGRPH_CONTROL),
125 .dcp = (mmDCP4_GRPH_CONTROL - mmGRPH_CONTROL),
129 .dcp = (mmDCP5_GRPH_CONTROL - mmGRPH_CONTROL),
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/dce80/
Ddce80_resource.c114 .dcp = (mmGRPH_CONTROL - mmGRPH_CONTROL),
120 .dcp = (mmDCP1_GRPH_CONTROL - mmGRPH_CONTROL),
126 .dcp = (mmDCP2_GRPH_CONTROL - mmGRPH_CONTROL),
132 .dcp = (mmDCP3_GRPH_CONTROL - mmGRPH_CONTROL),
138 .dcp = (mmDCP4_GRPH_CONTROL - mmGRPH_CONTROL),
144 .dcp = (mmDCP5_GRPH_CONTROL - mmGRPH_CONTROL),
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/dce110/
Ddce110_resource.c120 .dcp = (mmDCP0_GRPH_CONTROL - mmGRPH_CONTROL),
124 .dcp = (mmDCP1_GRPH_CONTROL - mmGRPH_CONTROL),
128 .dcp = (mmDCP2_GRPH_CONTROL - mmGRPH_CONTROL),
132 .dcp = (mmDCP3_GRPH_CONTROL - mmGRPH_CONTROL),
136 .dcp = (mmDCP4_GRPH_CONTROL - mmGRPH_CONTROL),
140 .dcp = (mmDCP5_GRPH_CONTROL - mmGRPH_CONTROL),
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/dce112/
Ddce112_resource.c119 .dcp = (mmDCP0_GRPH_CONTROL - mmGRPH_CONTROL),
123 .dcp = (mmDCP1_GRPH_CONTROL - mmGRPH_CONTROL),
127 .dcp = (mmDCP2_GRPH_CONTROL - mmGRPH_CONTROL),
131 .dcp = (mmDCP3_GRPH_CONTROL - mmGRPH_CONTROL),
135 .dcp = (mmDCP4_GRPH_CONTROL - mmGRPH_CONTROL),
139 .dcp = (mmDCP5_GRPH_CONTROL - mmGRPH_CONTROL),
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_d.h3826 #define mmGRPH_CONTROL 0x1A01 macro
Ddce_8_0_d.h1542 #define mmGRPH_CONTROL 0x1a01 macro
Ddce_11_0_d.h2285 #define mmGRPH_CONTROL 0x1a01 macro
Ddce_10_0_d.h2391 #define mmGRPH_CONTROL 0x1a01 macro
Ddce_11_2_d.h3516 #define mmGRPH_CONTROL 0x1a01 macro
/Linux-v5.4/drivers/gpu/drm/amd/amdgpu/
Ddce_v8_0.c1928 WREG32(mmGRPH_CONTROL + amdgpu_crtc->crtc_offset, fb_format); in dce_v8_0_crtc_do_set_base()
Ddce_v6_0.c1954 WREG32(mmGRPH_CONTROL + amdgpu_crtc->crtc_offset, fb_format); in dce_v6_0_crtc_do_set_base()
Ddce_v10_0.c2016 WREG32(mmGRPH_CONTROL + amdgpu_crtc->crtc_offset, fb_format); in dce_v10_0_crtc_do_set_base()
Ddce_v11_0.c2058 WREG32(mmGRPH_CONTROL + amdgpu_crtc->crtc_offset, fb_format); in dce_v11_0_crtc_do_set_base()