Home
last modified time | relevance | path

Searched refs:mmGCEA_IO_WR_PRI_QUEUING_BASE_IDX (Results 1 – 3 of 3) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_1_offset.h1921 #define mmGCEA_IO_WR_PRI_QUEUING_BASE_IDX … macro
Dgc_9_2_1_offset.h1865 #define mmGCEA_IO_WR_PRI_QUEUING_BASE_IDX … macro
Dgc_10_1_0_offset.h3955 #define mmGCEA_IO_WR_PRI_QUEUING_BASE_IDX … macro