Home
last modified time | relevance | path

Searched refs:mmGCEA_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX (Results 1 – 3 of 3) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_1_offset.h1763 #define mmGCEA_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX … macro
Dgc_9_2_1_offset.h1705 #define mmGCEA_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX … macro
Dgc_10_1_0_offset.h3787 #define mmGCEA_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX … macro